
# Automating Thermo-Mechanical Warpage Estimation of PCBs/PCAs using a Design-Analysis Integration Framework

#### **Authors:**

Manas Bajaj (Georgia Tech), Russell Peak (Georgia Tech), Dirk Zwemer (AkroMetrix), Thomas Thurman (Rockwell Collins), Lothar Klein (LKSoft), Giedrius Liutkus (LKSoft), Kevin Brady (NIST), John Messina (NIST), Mike Dickerson (InterCAX)





USERZUSER MAY 3-5, 2006

# http://eislab.gatech.edu/pubs/conferences/2006-user2user-bajaj/

Accurate prediction, validation and reduction of thermally-induced PCB warpage are critical for enhancing manufacturing yield and reliability in time-to-market driven electronics product realization.

In this paper, we describe a methodology to simulate thermally-induced warpage of PCBs and PCAs. We will demonstrate this analysis methodology using the following path: read ECAD designs from *Mentor Board Station*, identify features relevant to warpage analysis, create idealized analysis models, select solution technique and create solver-specific models (e.g. ANSYS models for finite-element solution), identify warpage-hotspots and calculate metrics to assist PCB/A designers in reducing warpage. We shall also present initial results from experimental verification of this technique using Shadow Moiré (TherMoiré®) method.

This methodology reuses analysis concepts, idealizations, and solution techniques for modularized and configurable simulation studies. It uses ISO 10303 technologies (STEP AP210 – <u>www.ap210.org</u> and Standard Data Access Interface - see <u>www.jsdai.net</u>).


Project page: http://eislab.gatech.edu/projects/nist-warpage/

USERZUSER

# Contents

- Warpage Definition and Impact
  - PCB/A features affecting warpage
  - Requirements for Warpage Analysis
  - Results
  - Methodology
    - MRA-based Design Analysis Integration
       Framework
  - Conclusion


# **Electronics Product Realization**



USERZUSER

# Warpage - Definition

 WARPAGE is out of plane deformation of the artifact, caused by differential (non-homogenous) shrinkage or expansion of elements composing the artifact.



Out of plane deformation of a linear element

Warpage of 2D artifacts (basic modes)








**Bowl Deformation** 

USERZUSE

 $\delta = (\alpha_{\rm b} \, {\rm L}^2 \, \Delta {\rm T}) \, / \, {\rm t}$  where

L: Undeformed Length; t: Undeformed Thickness;  $\Delta T$ : Temperature Change;  $\alpha_b$ : Specific Co-efficient of Thermal Bending

# **PCA/B Warpage - Illustration**





### Warpage – Factors and Effects [after Ding, 2003; et al.]


Estimated Impact: \$100M / year

#### Factors:

- CTE mismatch
- Material rigidity
- Thermal conductivity
- Geometric size & aspect ratio
- Component layout
- Temperature variation
- Temperature gradient

Consequences:

- Misregistration
- Delamination
- Die crack
- Solder fatigue
- Solder shortening
- Solder opening



### Warpage – Impact and Requirements

Ref: Thinking Globally, Measuring Locally Editorial by Patrick Hassell, AkroMetrix

### Impact

- Low manufacturing yield and high rework of interconnects
  - Lack of co-planarity of component footprints
  - Fine pitch technology
  - Low solder paste volume


### Requirements

- Managing warpage requirements
  - Enforce local warpage requirements
  - Relax global warpage requirements

# Contents

- Warpage Definition and Impact
- PCB/A features affecting warpage
  - Requirements for Warpage Analysis
  - Results
  - Methodology
    - MRA-based Design Analysis Integration
       Framework
  - Conclusion

# Complex Features Affecting Thermo-Mechanical Behavior PCB level




10

USERZUSER

### Complex Features Affecting Thermo-Mechanical Behavior PCA level

**Isometric View** 



**Side View** 

Mold Resin	
Si Chip	
Die Attach	
Solder Resist	
Cu Foil	
BT-Resin Core	
Cu Foil	
BT-Resin Core	
Cu Foil	
BT-Resin Core	
Cu Foil	
Solder Resist	

Solder Balls (Diagonal Grid Pattern)

USERZUSER




Photo: www.shinko.co.jp


# Contents

- Warpage Definition and Impact
- PCB/A features affecting warpage
- Requirements for Warpage Analysis
  - Results and Validation
  - Methodology and Tools
    - Multi-Representation Architecture
    - **Beta-level PWB warpage estimation tool**
    - Prototype-level PWAB warpage estimation tool
  - Conclusion

# **Requirements for Warpage Analysis**


- Availability of a rich product model
  - ECAD design details
  - PCB layer stackup details
  - Material behavior and properties
- Analysis model creation capabilities
  - Idealized PCB/A features
  - Boundary conditions
  - Thermal loading
- FEA Model creation and solution capabilities
  - FE mesher
  - FE solver

# **Rich Product Model**



# STEP AP210 (ISO 10303-210) PDES, Inc.<sup>®</sup> Domain: Electronics Design

~950 standardized concepts (many applicable to other domains) Development investment: O(100 man-years) over ~10 years



USERZUSER

15

# STEP AP210 (ISO 10303-210) Scope

#### **Functional Models**

- Functional Unit
- Interface Declaration
- Network Listing
- Simulation Models
- Signals
- Test Bench

#### Assembly Models

- User View
- **Design View**
- **Component Placement**
- Material product
- Complex Assemblies with **Multiple Interconnect**

#### **Design Control**


 Geometric Dimensioning and Tolerancing

#### **Requirements Models**

- Design
- **Constraints**
- Interface •
- Allocation

#### **Rules Models**

- Design
- Manufacturing



#### **Configuration Mgmt**

- Identification
- Authority
- Effectivity •
- Control •
- Net Change ۲

#### http://www.ap210.org

#### *Component / Part Models*

- Analysis Support
- Package
- Material Product
- Properties
- "White Box"/ "Black Box"
- Test Bench

#### Interconnect Models


- User View
- Design View
- Bare Board Design
- Layout templates
- Layers

#### **Geometric Models**

- 2D
- 3D
- CSG, Brep...
- EDIF, IPC, GDSII
- compatible "trace" model

16


### Example Design in STEP Book AP210 Pro (PCB Layout View)



### Example Design in XaiTools PWA-B 2.0.b1 Stackup Editor

GIT_PWAB_Design_Data - XaiTools PWA-B		
<u>File V</u> iew <u>H</u> elp		
PWA-B	PWB	Originating ECAD from: Monton Board Station
Pesign: Product Models (APMs)     Parts & Features - Design Views     PWA Objects	Part Number     PCBSEED - PCB       Description	Mentor Board Station Current Tool:
PWA Collects PWA Component Occurrences PCBSEED - PCA, PWB Objects	Cost Total Width, wt (in)	XaiTools PWA-B v2.0.b1
PCBSEED - PCB, • Material Groups conductor group, conductive	Total Length, It (in)         Total Diagonal, dt (in)         Source Model       C:\mbaiai\\git.eis.projects\2003-09-nist-ap210\Work\Test_Cases\Mento	Current Model based on:
dielectric group, dielectric soldermask group, soldermask PLibraries - Usage Views Electrical Components	Stackup         Requirements         Simulations           Layers         Total Thickness Specs         Logical Diagram - Legend         Logical Diagram - Insta	
Electrical Packages PWB Prepreg Sheets 	SOLDER MASK 1, non_conductive, P 9.8425 mils [material n/a], [material group	
generic copper, GIT generic FR4, GIT generic soldermask, GIT P Requirement Objects	PHYSICAL 1, conductive, other signal 7.0303 oz. [material n/a], [material grou	
Requirements Requirements - Details Analysis: Product-Specific Models [CBAMs] PCBSEED - PCB Warpage CBAM	0.0354 0.0354 9.8425 mils [māterial n/a], [material grou	
Analysis: Generic Analytical Models [ABBs]     Extensional Rod Isothermal Bodies     Layered Shell Bodies	PHYSICAL 2, conductive, other signal 7.0303 oz. [material n/a], [material grou SOLDER_MASK 2, non_conductive, P 9.8425 mils [material n/a], [material grou	
Layered Shell Systems     Analysis: Solver Models [SMMs]     Solution Method Models     Potails     GIT Element Properties	9.8425 mils [material n/a], [material grou	up n/aj
Mesh Specifications Result Sets Result Specifications Jobs Text Files	Notes: 1) All thickness values are measured post-lamination 2) All thickness values are displayed up to 4 significant digits 3) Except for total thickness values (over bare dielectric, over bare metal), only nominate 4) If the nominal thickness value is not specified, it is calculated as avg. of max and 5) The wt. value with conductive layers (x oz. above) is based on copper density (1 of	inal thickness values are display min. for display purposes only oz. <-> 1.4 mils)
-Image Files Native Files		
		OK Cancel Delete B E R 200


# **PCB Warpage Analysis Model Creation**



# Contents

- Warpage Definition and Impact
- PCB/A features affecting warpage
- Requirements for Warpage Analysis
- Results and Validation
  - Methodology and Tools
    - Multi-Representation Architecture
    - **Beta-level PWB warpage estimation tool**
    - Prototype-level PWAB warpage estimation tool
  - Conclusion

### Chopped PCB Regions for Analysis in XaiTools PWA-B 2.0.b1




### Example Design - Finite-Element Model Creation and Solution Input to ANSYS

GIT_PWAB_Design_Data - XaiTools PWA-B		
<u>File V</u> iew <u>H</u> elp		₩ 200
ы. Ц-	4	<u>ы</u>
PWA-B	Native File	
🛉 Design: Product Models (APMs)	File Name FEA_SMM_Warpage.txt	
🛉 📍 Parts & Features - Design Views		
PWA Objects	REAL,97	
PWA Component Occurrences	TYPE,97	
PCBSEED - PCA,	AMESH,97	
PWB Objects		
PCBSEED - PCB,	ASEL,S,AREA,,98	
P→Material Groups	REAL,98	ANSYS APDL-based
-conductor group, conductive	TYPE,98	AND IS AF DL-Dased
dielectric group, dielectric	AMESH,98	description for greating and
soldermask group, soldermask		description for creating and
Clostrical Components	ASEL,S,AREA,,99	and the state of t
Electrical Components	REAL,99	solving the finite-element
Electrical Packages	TYPE,99	<u> </u>
Solid Materials	AMESH,99	model
generic copper, GIT	AME OF 100	
- generic FR4, GIT	ASEL,S,AREA,,100	
generic soldermask, GIT	REAL,100	XaiTools PWA-B 2.0.b1
Requirement Objects	TYPE,100	
Requirements	AMESH,100	
- Requirements - Details		
Analysis: Product-Specific Models [CBAMs]		
PCBSEED - PCB Warpage CBAM		
- Analysis: Generic Analytical Models [ABBs]		
Extensional Rod Isothermal Bodies	ASEL,ALL	
🕨 🗠 Layered Shell Bodies		
Avered Shell Systems	NSEL,S,LOC,Y,0.0	
PCBSEED - PCB Warpage CBAM ABB {	NSEL,A,LOC,Y,7.7	
🕈 Analysis: Solver Models (SMMs)	D,ALL,ALL,	
Solution Method Models	NSEL,ALL	
PCBSEED - PCB Warpage CBAM ABB {		
P→Details	TREF,25.0	
- GIT Element Properties	BFUNIF, TEMP, 150.0! DEFINE UNIFORM TEMPERATU	RE
<ul> <li>Mesh Specifications</li> </ul>	FINISH	
- Result Sets	/SOLU	
Result Specifications	OUTPR,BASIC,1	
∽Jobs ─Text Files	ISOLVE	
<ul> <li>Image Files</li> </ul>		
<ul> <li>Native Files</li> </ul>		
- 14007611163		
		OK Cancel Delete

22


# Example Design Out-of-plane deformation



#### Conditions

 $\Delta T = 125 \text{ deg. C} - uniform$ heating from 25 deg. C to 150 deg. C

Outermost edges along Y-axis are fully constrained




# Example Design - Coeff. Of Thermal Bending results in XaiTools PWA-B 2.0.b1

GIT_PWAB_Design_Data - XaiTools PWA-B					
ile <u>V</u> iew <u>H</u> elp					<b>a</b>
<u></u>	ki -				-X-
PWA-B	Layered Shell ABB Syst	em			
Design: Product Models [APMs]	Description	PCBSEED - PCB Warpag	ge CBAM ABB System	n	
Parts & Features - Design Views	Chopping Index	10			
PWA Objects PWA Component Occurrence	Co-chopping Index	10			
PCBSEED - PCA	Overall Length	7.7			
PWB Objects PCBSEED - PCB.	Overall Width	6.6			
Material Groups	Overall Thickness	0.049212598425196846	j		
-conductor group, conductive dielectric group, dielectric	Final Temperature	150.0			
soldermask group, solderma	Reference Temperature	25.0			
	Temperature Change	125.0			
Electrical Packages	Bodies & Related Mode	ls CTB Map - linear	CTB Map - log		
- PWB Prepreg Sheets					
♀—Solid Materials					<b>A</b>
generic copper, GIT					
generic FR4, GIT					
generic soldermask, GIT					
Requirement Objects					
Requirements					
- Requirements - Details					
Analysis: Product-Specific Models [CBAM					
PCBSEED - PCB Warpage CBAM					
<ul> <li>Analysis: Generic Analytical Models [ABB]</li> </ul>					
Extensional Rod Isothermal Bodies					
<ul> <li>Layered Shell Bodies</li> </ul>					
Payered Shell Systems					
PCBSEED - PCB Warpage CBAM					
Analysis: Solver Models [SMMs]					
-Solution Method Models					
P→Details					
-GIT Element Properties					
Mesh Specifications					
-Result Sets					
Result Specifications					<b>_</b>
Jobs		II			
-Text Files					
-Image Files	-1E-4	-1E-8	-1E-12 1E-12	1E-	8 1E-4
Native Files	-15-4	-12-0	-12-12 12-12	16-	
-Native Files					
	-1E-6	-1E-10	0	1E-10	1E-6 💌
				OK	Cancel Delete




### Overall Process - Circuit Board Stackup Design & Warpage Analysis Using AP210 (WIP)

GIT and NIST EEEL in collaboration with AkroMetrix, InterCAX/LKSoft, and Rockwell Collins




# **PCA Warpage Analysis Model** Creation




### Case 1: 1 PBGA 265 on top

#### Automated PCA design warpage analysis



### Case 2: 2 PBGA 265s on top




# Case 3: 3 PBGA 265s on to


#### **Qualitative comparison**

- Different board & components (somewhat similar)
- Good warpage shape results comparison
- Similar total warpage results
  (2.2 mils vs. 1.7 mils = ~23% delta)

#### [Ding, 2004] results




[scaled from 0.07 mm @  $\Delta$ T=183°C]




### Case 4: PCA with top & bottom PBGAs Analytical model in IDA-STEP as imported from AP203

Produced by idealizing AP210-based PCB design (from Zuken Visula ECAD tool) and combining with idealized chip package models in *XaiTools Electronics* prototype (XE), and exporting as AP203




#### Case 4: PCA with top & bottom PBGAs Mesh model in Abagus as imported from native Abagus format




### Case 4: PCA with top & bottom PBGAs FEA mesh model in Abaqus (cont.)

Mesh in dense chip package solder ball regions



Auto-generated mesh between chip package substrate layers, solder balls, and PCB layers






(same region in full wireframe view)


# Case 4: PCA with top & bottom PBGAs

#### Solved FEA model in Abaqus



Deformation Scale Pactor: +7.384e+01

### Case 5: PBGA Chip Package on Sample PCB Deformation magnitude results: PCA 6230 (with PBGA 441)



XCP + Patran pre-processing Abaqus solving and Patran post-processing XE + Simmetrix pre-processing Abaqus solving and post-processing

Phase 1 Results - Case 5


- Excellent comparison of deformation pattern
- Very good comparison of max. warpage values (1.61 mils vs. 1.50 mils =  $\sim$ 7% delta)
  - Possible deviation causes: different meshing approach, different solver version, etc.

InterCAX Proprietary

# Contents


- Warpage Definition and Impact
- PCB/A features affecting warpage
- Requirements for Warpage Analysis
- Results and Validation
- Methodology and Tools
  - Multi-Representation Architecture
  - **Beta-level PWB warpage estimation tool**
  - Prototype-level PWAB warpage estimation tool
  - Conclusion

# Multi-Representation Architecture (MRA) for Design Analysis Integration



# Multi-Representation Architecture (MRA) for Design Analysis Integration

Stepping-Stone Model View



# **MRA-based Model Browser**

GIT_PWAB_Design_Data - XaiTools PWA-B					<u>- 0 ×</u>
<u>F</u> ile <u>V</u> iew <u>H</u> elp					£ ()
	/	Design Artif	acts – PCA, PCB		
7	1	e		,	<u><u> </u></u>
PWA-B		Components	. etc.		
		Part Number	PCBSEED - PCB		
P Design: Product Models [APMs]			FCB3EED-FCB		
Parts & Features - Design Views		Description			
PWA Objects     PWA Component Occurrences		Cost			- 2
PCBSEED - PCA,		Total Middle unt (in)			
PWB Objects		Total Width, wt (in)			
PCBSEED - PCB.		Total Length, It (in)			
Material Groups		Total Diagonal, dt (in)			
-conductor group, conductive					
dielectric group, dielectric		Zesign Libr	aries		est_Cases\
soldermask group, soldermask	1				
♀ Libraries - Usage Views					
Electrical Components		Layers Total Thi	ckness Specs 🛛 Logical Dia	ngram - Leg	jend 🕺 Logical Diz 💽 📔
Electrical Packages					
		Description	Layer function		Nested thickness
<ul> <li>Solid Materials</li> </ul>		SOLDER_MASK_1	non_conductive		984251968503937
Requirement Objects		PHYSICAL_1	conductive		984251968503937
Analysis: Product-Specific Models [CBAMs]     PCBSEED - PCB Warpage CBAM		substrate	non_conductive		984251968503937
Analysis: Generic Analytical Models [ABBs]		PHYSICAL_2	conductive		984251968503937
Extensional Rod Isothermal Bodies		SOLDER_MASK_2	non_conductive	0.00	984251968503937
← Lavered Shell Bodies	Ν			<b>F</b> 1 1	
Calered Shell Systems		Product-sp	ecific Analysis M	lodels	
PCBSEED - PCB Warpage CBAM ABB System			-		
Analysis: Solver Models [SMMs]	Ν				
Solution Method Models		Reusable A	Analysis Models		
PCBSEED - PCB Warpage CBAM ABB System _FEA_SMM		Reusaule F			
P Details					
GIT Element Properties		<b>a</b> 1 .			
Mesh Specifications		<b>Solution</b>	Models and		
Result Sets     Result Specifications		Deculte	Einite Element		
Kesul specifications     Jobs		- Results -	- Finite Element		
Text Files		Model, e	te		
⊷-Image Files	100				
∽ Native Files	100			OK	Canaal Dalata
				OK	Cancel Delete

# **Status of Tools**

- STEP Book AP210 Pro v2.3 (LKSoft)
   Import Mentor Board Station designs
- XaiTools PWA-B v2.0.b1 (Georgia Tech)
   Stackup Editor
  - Bare Board Warpage Analysis
- XaiTools Electronics v1.0 Prototype (Georgia Tech)
  - PCA Warpage Analysis



# **Invited Collaboration**

### Collaboration Opportunities

- Test Case Providers
- Users of this service
- Users of the tool
- Future Extensions
  - Bare board stackup design & warpage tool

USERZUSE

- Detailed stackup
- PCA warpage tool
  - Alpha-level refinement

# Summary

- Use of rich product models to drive high-fidelity analyses
- Stackup Design and Warpage Analysis
  - Bare board stackup design and warpage analysis
  - PCA warpage analysis
  - Initial validation
- Methodology and Tools
  - MRA-based design-analysis model management pattern
  - Beta level bare board stackup design and warpage tool
  - Early prototype PCA warpage analysis tool



# **NIST** Disclaimer

This document may identify commercial product names and materials by other parties to describe certain procedures or to provide concrete examples (i.e., to help clarify abstract concepts via specific instances). In no case does product or material identification imply recommendation or endorsement by the authors or their organizations, nor does it imply that such items are necessarily the best available for the purpose. Company, product, or service names may be included that are trademarks or service marks of others.

