POSTER

CP0'

CATEGORY: COMPUTATIONAL PHOTOGRAPHY

CONTACT NAME Walid Keyrouz: walid.keyrouz@nist.gov

# A Hybrid CPU-GPU Approach to Fourier-Based Image Stitching of Optical Microscopy Images



Software and Systems Division, Information Technology Laboratory National Institute of Standards and Technology Gaithersburg, MD 20899–8970 Contact: walid.keyrouz@nist.gov

Abstract: We present a hybrid CPU-GPU approach for the Fourier-based stitching of optical microscopy images. This system achieves sub-minute stitching of optical microscopy images. This system achieves sub-minute stitching of optical microscopy images. two-GPU machine. This is a speedup factor of more than 24x; the optimized sequential implementation takes more than 10 minutes to perform the sake of comparison, ImageJ/Fiji, which uses a similar algorithm, exceeds 3.6 hours on the same workload.

#### Project

**Goal:** Use computing to enable and accelerate biological measurements

#### **Objectives:**

- Image stitching of optical microscopy images at interactive rates
- General purpose library

#### **Motivation:**

• Scientists are now frequently acquiring tiled images

• Stitched images essential for measurements based on acquired images

## Contributions

Separate execution pipeline per GPU

• Scalable across multiple GPUs

#### Host-side pipelined threading organization

- Overlaps compute and data transfers
- Uses all available system resources

## Evaluation Platform

#### Hardware

- Dual Intel<sup>®</sup> Xeon<sup>®</sup> E-5620 CPUs
- Quad-core, 2.4 GHz, hyper-threading
- 48 GB RAM
- Dual NVIDIA<sup>®</sup> Tesla<sup>®</sup> C2070 cards

#### **Reference Implementation**

- ImageJ/Fiji<sup>™</sup> Stitching plugin, >3.6 hours
- Goal: < 1 minutes

 $F_j \bullet read (I_j)$ 

## Image Stitching Problem

Three phases of image stitching:

- 1. Compute the X & Y translations for all image tiles
- 2. Eliminate over-constraint through global optimization
- 3. Apply the computed translations & compose into one image

#### • Main focus is on first phase.

#### Memory Management


- Avoids virtual and physical memory limitations (CPU & GPU)
- Copy data to the GPU only once

#### Software

- Ubuntu 12.04/x64, kernel 3.2.0
- Libc6 2.15, libstd++6 4.6
- BOOST 1.48, FFTW 3.3, libTIFF4
- NVIDIA CUDA & CUFFT 5.0

#### Data Set:

- Grid of 59x42 images (2478)
- 1040x1392 16-bit grayscale images (2.8 MB per image)
- Total: ~ 6.7 GB



A	Igorit	hm							
1. 2.	<ul> <li>Loop over all images:</li> <li>1. Read an image</li> <li>2. Compute its Forward 2D Fourier Transform (FFT-2D)</li> <li>3. Compute correlation coefficients with west and north neighbors</li> <li>Depends on FFT-2D</li> <li>NCC<sup>-1</sup> &amp; index of max give (x,y) dis</li> </ul>			ents with	<ul> <li>Max Reduction (max)</li> <li>4 Correlation Coefficients (CCF<sup>1-4</sup>)</li> </ul>				
Step	1	2	3	4	5	6	7		
$\mathbf{F}_i$			$FT_i$ $FT_i$ $FT_i$	$C_{ij} \rightarrow NC$	$CC_{ij}^{-1} \xrightarrow{/max_{\mathbb{C}}} ma$	$ax_{ij} \rightarrow CC$	$F_{ij}^{14}$ /max		

## Walid Keyrouz, Timothy Blattner, Bertrand Stivalet, Joe Chalfoun, and Mary Brady

#### Fourier Transforms

#### FFTW (fftw.org) Auto-tuning FFT-2D plan

- First creates plan to compute FFT based on CPU properties and FFT dimensions
- Planning mode specifies effort to find "best" FFT algorithm

#### Amortized planning cost

- Save plan to use later
- Run prior to stitching computation

#### Implementations

FFTW Planning Mode	Planning Time	Execution Time	
Estimate	0.02 s	137.7 ms	
Measure	4 min 23 s	66.1 ms	
Patient	4 min 23 s	66.1 ms	
Exhaustive	7 min 1 s	66.1 ms	

Reference: Sequent	ial Implementation
Simple Multi-Threaded	Simple GPU
Pipelined Multi-Threaded	Pipelined GPU

### Results

	Time	Speedup	Threads	GPUs
Sequential <sup>*</sup>	10 min 37 s	-	1	-
Simple Multi-Threaded*	1 min 35 s	6.7x	16	-
Pipelined Multi-Threaded*	1 min 22 s	7.7x	19	-
Simple GPU	9 min 47 s	1.08x	1	1
Pipelined GPU Single GPU	43.6 s	14.6x	11	1
Pipelined GPU Dual GPU	26 s	24.5x	15	2

\* FFT computations on the CPU use FFTW *exhaustive* planning

# Sequential Implementations: CPU & GPU

#### CPU

- All computation in double precision; complex to complex 2-D Fourier transforms
- Explicitly manages memory for image transforms to avoid memory limits
- Functions hardcoded with SSE intrinsics:
- Normalized Cross Correlation factors (step 3)
- Max reduction (step 5)
- > 80% of computation in forward and backward Fourier transforms

#### GPU

- Direct port to GPU of sequential CPU implementation
- Offloads most computational tasks to GPU
- CUFFT function calls for forward & backward transforms
- Custom CUDA kernels for NCC & Max Reduction computations
- NCC uses shared memory, one thread per data element
- Max reduction extracts the max's index
- Modified version of NVIDIA's SDK reduction sum example
- Copies image data to GPU memory, copies one scalar per image pair back to CPU memory • CCF computed on CPU
- Enables minimal data transfer back to CPU memory; computation not very expensive

Operation	w/o Intrinsics	SSE Intrinsics		GPU	
	Avg. Time	Avg. Time	Speedup	Avg. Time	Speedup
NCC	55.8 ms	21.2 ms	2.63x	9 ms	6.2x
Max Reduction	27 ms	5.9 ms	4.57x	4.9 ms	5.51x

Quantities computed on GPU appear in gray. Red arrows  $(\rightarrow)$ : CPU $\leftrightarrow$ GPU copy operation.

 $NCC_{ii}^{-1}$ 


 $(x,y)_{ij}$ 



### Shujia Zhou

Department of Computer Science University of Maryland Baltimore County 100 Hilltop Circle Baltimore, MD 21250





## **Simple Multi-Threaded Implementation**

Spatial domain decomposition, one thread per partition Explicit handling of inter-partition dependencies (red arrows in figure below)

				8-way
T <sub>o</sub> <	$ T_1$ $\leftarrow$	− T <sub>2</sub> <	T <sub>3</sub>	decom
<b>↑</b>	<b>↑</b>	<b>^</b>	<b>↑</b>	
				Shaded
			_	arrows
T₄ <	- T <sub>5</sub> <-	− T <sub>6</sub> <	- Τ <sub>7</sub>	depen

Three phases for all threads separated by barriers:

- 1. Compute FFT of own images
- Compute relative displacements of tiles with no inter-partition dependencies Release memory of transforms w/o dependents **Barrier**
- 2. Compute relative displacements for *remaining* tiles (on partition boundaries) Barrier
- 3. Release memory of remaining transforms **Pipelined Multi-Threaded Implementation**


- 5-stage pipeline
- Stages communicate via queues with synchronization using mutexes # threads  $\geq$  1 for stages 1, 2, & 4; 1 book-keeping thread for each of stages 3 & 5
- 3-stage pipeline version merges stages 2 & 4; 3 & 5. Had minimal performance change

 $(\geq 1)$ 

- **Grid traversals**
- Diagonal, diagonal chained, etc.
- Enables disp. computation as soon as possible

## **Pipelined GPU Implementation**

- Adapts pipelined multi-threaded implementation to GPU
- 1 execution pipeline per GPU
- Distribute image grid evenly between GPUs
- Seven stage pipeline
- 1 queue and CPU thread per stage per GPU for read, copy, FFT, and Disp. Overlaps copies and compute on GPUs
- BK<sub>1</sub> gathers FFTs and distributes pairs of FFTs to GPUs using tile grid BK<sub>2</sub> frees GPU memory using tile grid
- BK<sub>1</sub> & BK<sub>2</sub> use a spinlock on tile grid to prevent race conditions CCFs computed with pool of CPU threads
- $\rightarrow (FFT_0)$  $\langle copier_0 \rangle$  $-read_0$



## Remarks


- No benefit from direct port of sequential version to GPU • Simple multi-threaded suffers from load imbalance
- Load imbalance handled by pipelined implementation FFTW & CUFFT sensitive to vector sizes (should be powers of 2, 3, or 5)
- **Future Work**
- Explore padding & single precision complex FFTs •
- Use different data sets & compare with other benchmarks •
- Experiment with alternative GPU architectures & accelerator cards


Disclaimer: No approval or endorsement of any commercial product by the National Institute of Standards and Technology (NIST) is intended or implied. Certain commercial software, products, and systems are identified in this report to facilitate better understanding. Such identification does not imply recommendations or endorsement by NIST nor does it imply that the software and products identified are necessarily the best available for the purpose.

# **G D D TECHNOLOGY CONFERENCE**



spatial domain mposition of grid. ed areas and s indicate ndencies





Quantities computed on GPU appear in gray. Red arrows ( $\rightarrow$ ): CPU $\leftrightarrow$ GPU copy operation.