

Metrology Requirements for Next Generation of Semiconductor Devices

George Orji

Microsystems and Nanotechnology Division, Physical Measurement Laboratory, NIST, Gaithersburg MD 20899

INTRODUCTION

The first International Roadmap for Devices and Systems (IRDS)¹ was published in 2018 and builds on the decades-long effort by the International Technology Roadmap Semiconductors (ITRS). The IRDS Metrology Chapter identifies emerging measurement challenges from devices, systems, and integration in the semiconductor industry and describes research and development pathways for meeting them, covering the next 15 years¹. This includes, but is not limited to, measurement needs for extending CMOS, accelerating beyond CMOS technologies, novel communication devices, sensors and transducers, materials characterization and structure-function relationships.

Although devices based on traditional CMOS architectures are expected to reach their physical limits in the next few years, the devices and materials involved are more complex and difficult to measure than ever before². The nanoscale sizes mean that the same fundamental limitations that will affect device performance also affect available metrology methods³. In addition to nanoscale size and complex structure, next generation devices will incorporate new materials such as graphene and transition metal dichalcogenide films. Because of changes in materials properties, measurements of film thickness and other parameters will require considerably more information about the layer-dependent material properties. This could be challenging for existing metrology techniques. The presentation will outline some of the key materials and lithography metrology challenges and highlight promising new techniques in an era of not only increased complexity, but one where scaling is no longer the main industry driver.

DEVICE AND LITHOGRAPHY OPTIONS

With the proliferation of non-planar device architectures, a key challenge for metrologists has been to develop the techniques required to obtain full three-dimensional device structure information. The introduction of gate all around (GAA) structures (lateral GAA and vertical GAA) and monolithic 3D structures⁴ would make this even more challenging. Some of the challenges of GAA include small target volumes, localized information, and low signal to noise ratios. In addition to the above issues, monolithic 3D has the problem of non-uniform sensitivities at different depths. This means that metrology solutions would need to have a large depth of focus or be transmissive. In addition, 3D stacked chips and 3D very large-scale integration (3D VLSI) are fully functional tiers, so destructive characterization would be prohibitively expensive. Table 1 lists some of the device and lithography metrology challenges.

Beyond classical CMOS, most of the proposed device candidates, such as 1D-2D field effect transistors, lateral and vertical heterostructures, include the use of 2D materials (such as graphene and molybdenum disulfide), which are susceptible to beam damage. In addition to complex device structures, specific lithography options have their own challenges; for example, extreme ultra-violet (EUV) lithography has problems with mask defectivity, line-edge roughness and stochastics. Nanoimprint lithography's metrology challenges include defectivity, overlay, and template inspection. In addition to defect inspection, directed self-assembly has unique challenges with overlay and defectivity.

Preprint

TABLE 1. Device structure and lithography metrology challenges

	Lateral Gate All Around	Vertical Gate All Around	3DVLSI/ Monolithic 3D
Patterning	193i, EUV	193i, EUV	193i, High NA, EUV+(DSA)
Channel Material	Ge, IIV(TFET)	Ge, IIV(TFET)	Ge, IIV(TFET) 2D Materials
Metrology Challenges (Select Examples)	<ul style="list-style-type: none"> • Small target volumes. • Localized information • Low SNR. • Non-uniform sensitivities 	<ul style="list-style-type: none"> • Small target volumes. • Localized information • Low SNR. • Non-uniform sensitivities • Future metrology techniques may be destructive. 	<ul style="list-style-type: none"> • Different materials on multiple levels. • Low contrast materials • Small target volumes. • Localized information • Low SNR. • Non-uniform sensitivities at different depths. • Nonsystematic DSA overlay shift. • Potential beam damage. • Low image contrast • Reduced cross-scattering due to small sizes • Difficulty obtaining optical properties (n & k)

DSA, directed self-assembly; TFET, tunnel field-effect transistor; SNR, signal-to-noise ratio; NA, numerical aperture

Application	<- - Imaging Techniques				Spectroscopic Technique - ->					
	Critical Dimension-scanning electron microscopy (CD-SEM)	Environmental SEM/ LLBSE-SEM/ HV- SEM	Helium Ion Microscopy	Critical Dimension Atomic force microscopy (CD-AFM)	Optical Critical Dimension (OCD)	Transmission -SAXS	Grazing-Incidence - SAXS	Through focus scanning optical microscopy (TSOM)	Model based Infra-red (MBIR)	
2D/3D Lithography	7/5 * shrinkage, needs profile	severe shrinkage	severe shrinkage	14, dense; <5, isolated	7/5 * thin PR, small CD, n&k	1/5	1/5	needs study		
2D Planar Etch & Multiple patterning	7/5 * needs profile	5 * needs profile	≤ 5 * needs profile	14, dense; <5, isolated	7/5 * small CD, n&k, complex periodicities	1/5	1/5	simulations predict -maybe	needs study	
2D + Multiple planar etch	7/5 * needs profile	5 * needs profile	≤ 5 * needs profile	14, dense; <5, isolated	7/5 * small CD, n&k	1/5	1/5	simulations predict -maybe	needs study	
3D finFET & nanowire	7/5 * needs profile	5 * needs profile	≤ 5 * needs profile	14, dense; <5, isolated	7/5 * small CD, n&k	1/5	1/5	needs study	needs study	
3D High Aspect Ratio (HAR)	7/5 * needs profile	7 *	14 *	No tip access to HAR	7/5 * small CD, n&k, large depth limit?	1/5	Beam samples ≤ 400 nm depth	simulations predict -maybe	10 * no depth limit	

Color Key:

- <5 nm limit
- 5 nm limit
- 7 nm limit
- 10 nm limit
- 14 nm limit
- <22nm node limit
- not possible
- unknown
- sim predict maybe

FIGURE 1: Lithography metrology gaps and limits. Continuous improvement and combined use of multiple methods could extend the applicability of some of these techniques⁵⁻⁸. All values are in nanometers; color key refers to limits of measurement techniques; LLBSE, low loss back-scattered electrons; SAXS, small angle x-ray scattering, HV, high voltage; Figure courtesy of B. Bunday⁹.

POSSIBLE METROLOGY SOLUTIONS

Progress has been made in addressing many of the challenges listed in Table 1, but there continues to be the need for an additional broad range of metrology solutions commensurate with the complexities of the problems^{5, 10}. Figure 1 shows metrology capabilities and approximate size limit needs for a wide range of lithography applications. The range of measurements needed to characterize different aspects of 3D features means that a wide variety of tools and instruments are required¹¹. No single technique has the needed resolution, range, and low levels of uncertainty required to enable it to fully characterize these features.

A metrology approach that is gaining wider application is hybrid metrology, which relies on the complimentary use of multiple instruments. Figure 2 shows a conceptual diagram of multiple instruments being used to characterize a device. Each technique shown (scanning electron microscopy^{2, 6}, atomic force microscopy^{12, 13}, critical dimension x-ray scattering¹⁴, scatterometry¹⁵, and transmission electron microscopy^{16, 17}) provides a specific capability¹⁸ that the others do not have. In addition to multiple instruments, hybrid metrology also includes the use of statistical and combinatory techniques¹⁹ that allow complementary analysis of the same features using the best measurement attributes of each technique.

Other promising methods include the use of ptychography-based methods to enhance electron, optical and X-ray based methods. Electron ptychography techniques were recently demonstrated for imaging 2D materials without causing beam damage, achieving a resolution of 0.04 nm²⁰. At a larger length scale, X-ray ptychography methods were recently used to image and reconstruct whole chips with a resolution of 14.6 nm over a 10 μm range²¹.

Machine learning and other advanced analytics²² techniques are gaining wide application in metrology². This goes beyond data analysis and classification, and extends to instrument and measurement process optimization, including hybrid and virtual metrology.




FIGURE 2: Multi-Instrument evaluation of a 3D stacked chip. Increasingly, advanced data analytics plays an increasingly major role in synthesizing information from multiple instruments²³⁻³⁰ and process parameters. Figure courtesy of G. Orji and B. Barnes².

REFERENCES

1. *International Roadmap for Devices and Systems (IRDS) Metrology Chapter*, 2017 ed., Piscataway, NJ: IEEE 2018.
2. N. G. Orji, et al., *Metrology for the next generation of semiconductor devices*, *Nature Electronics* **1** (10), 532-547 (2018). <https://doi.org/10.1038/s41928-018-0150-9>
3. Z. Ma and D. G. Seiler, *Metrology and Diagnostic Techniques for Nanoelectronics*. New York: Pan Sanford 2017.
4. E. P. DeBenedictis, et al., *Sustaining Moore's law with 3D chips*, *Computer* **50** (8), 69-73 (2017). <https://doi.org/10.1109/MC.2017.3001236>
5. J. A. Liddle, et al., *Electron beam-based metrology after CMOS*, *APL Materials* **6** (7), 070701 (2018). <https://doi.org/10.1063/1.5038249>
6. J. S. Villarrubia, et al., *Scanning electron microscope measurement of width and shape of 10nm patterned lines using a JMONSEL-modeled library*, *Ultramicroscopy* **154**, 15-28 (2015). <https://doi.org/10.1016/j.ultramic.2015.01.004>
7. R. Attota and R. G. Dixon, *Resolving three-dimensional shape of sub-50 nm wide lines with nanometer-scale sensitivity using conventional optical microscopes*, *Appl. Phys. Lett.* **105** (4), 043101 (2014). <https://doi.org/10.1063/1.4891676>
8. J. Choi, et al., *Evaluation of carbon nanotube probes in critical dimension atomic force microscopes*, *J. Micro/Nanolith. MEMS MOEMS* **15** (3), 034005 (2016). <https://doi.org/10.1117/1.Jmm.15.3.034005>
9. B. D. Bunday, et al., *7/5nm logic manufacturing capabilities and requirements of metrology*, in *SPIE 10585*, 105850I. (2018). <https://doi.org/10.1117/12.2296679>
10. A. Masafumi, et al., *Metrology and inspection required for next generation lithography*, *Jpn J Appl Phys* **56** (6S1), 06GA01 (2017). <https://doi.org/10.7567/JJAP.56.06GA01>
11. N. G. Orji, et al., *Strategies for nanoscale contour metrology using critical dimension atomic force microscopy*, in *Instrumentation, Metrology, and Standards for Nanomanufacturing, Optics, and Semiconductors V*, 8105, p. 810505: SPIE. (2011). <https://doi.org/10.1117/12.894416>

12. N. G. Orji, et al., *Progress on implementation of a CD-AFM-based reference measurement system*, in *Proc. SPIE 6152*, 615200. (2006). <https://doi.org/10.1117/12.653287>
13. R. Dixon, et al., *Multilaboratory comparison of traceable atomic force microscope measurements of a 70-nm grating pitch standard*, *J. Micro/Nanolith. MEMS MOEMS* **10** (1), 013015 (2011). <https://doi.org/10.1117/1.3549914>
14. R. J. Kline, et al., *X-ray scattering critical dimensional metrology using a compact x-ray source for next generation semiconductor devices*, *J. Micro/Nanolith. MEMS MOEMS* **16** (1), 014001 (2017). <https://doi.org/10.1117/1.jmm.16.1.014001>
15. A. C. Diebold, et al., *Perspective: Optical measurement of feature dimensions and shapes by scatterometry*, *APL Materials* **6** (5), 058201 (2018). <https://doi.org/10.1063/1.5018310>
16. N. G. Orji, et al., *Transmission electron microscope calibration methods for critical dimension standards*, *J. Micro/Nanolith. MEMS MOEMS* **15** (4), 044002 (2016). <https://doi.org/10.1117/1.Jmm.15.4.044002>
17. N. G. Orji, et al., *Tip characterization method using multi-feature characterizer for CD-AFM*, *Ultramicroscopy* **162**, 25-34 (2016). <https://doi.org/10.1016/j.ultramic.2015.12.003>
18. R. Dixon, et al., *Interactions of higher order tip effects in critical dimension-AFM linewidth metrology*, *J. of Vac. Sci. & Technol. B* **33** (3), 031806 (2015). <https://doi.org/10.1116/1.4919090>
19. N. F. Zhang, et al., *Improving optical measurement uncertainty with combined multitool metrology using a Bayesian approach*, *Appl. Opt.* **51** (25), 6196 (2012). <https://doi.org/10.1364/ao.51.006196>
20. Y. Jiang, et al., *Electron ptychography of 2D materials to deep sub-ångström resolution*, *Nature* **559** (7714), 343-349 (2018). <https://doi.org/10.1038/s41586-018-0298-5>
21. M. Holler, et al., *High-resolution non-destructive three-dimensional imaging of integrated circuits*, *Nature* **543** (7645), 402 (2017). <https://doi.org/10.1038/nature21698>
22. N. Rana, et al., *Leveraging advanced data analytics, machine learning, and metrology models to enable critical dimension metrology solutions for advanced integrated circuit nodes*, *J. Micro/Nanolith. MEMS MOEMS* **13** (4), 041415 (2014). <https://doi.org/10.1117/1.jmm.13.4.041415>
23. M. Kuhn, et al., *Transistor Strain Measurement Techniques and Their Applications*, in *Metrology and Diagnostic Techniques for Nanoelectronics*, Ed. by Z. Ma and D. G. Seiler New York: Pan Stanford, 2017, pp. 207-376. (2017).
24. S. O'Mullane, et al., *Advancements in Ellipsometric and Scatterometric Analysis*, in *Metrology and Diagnostic Techniques for Nanoelectronics*, Ed. by Z. Ma and D. G. Seiler New York: Pan Stanford, 2017, pp. 65-108. (2017).
25. N. G. Orji and R. G. Dixon, *3D-AFM Measurements for Semiconductor Structures and Devices*, in *Metrology and Diagnostic Techniques for Nanoelectronics*, Ed. by Z. Ma and D. G. Seiler New York: Pan Stanford, 2017, pp. 109-152. (2017).
26. N. G. Orji, et al., *Contour metrology using critical dimension atomic force microscopy*, *J. Micro/Nanolith. MEMS MOEMS* **15** (4), 044006 (2016). <https://doi.org/10.1117/1.jmm.15.4.044006>
27. C. McGray, et al., *Robust auto-alignment technique for orientation-dependent etching of nanostructures*, *J. of Micro/Nanolithography, MEMS, and MOEMS* **11** (2), 1-7 (2012). <https://doi.org/10.1117/1.JMM.11.2.023005>
28. D. Sunday and R. Kline, *X-Ray Metrology for Semiconductor Fabrication*, in *Metrology and Diagnostic Techniques for Nanoelectronics*, Ed. by Z. Ma and D. G. Seiler New York: Pan Stanford, 2017, pp. 31-64. (2017).
29. A. Vladár, *Model-Based Scanning Electron Microscopy Critical-Dimension Metrology for 3D Nanostructures*, in *Metrology and Diagnostic Techniques for Nanoelectronics*, Ed. by Z. Ma and D. G. Seiler New York: Pan Stanford, 2017, pp. 3-30. (2017).
30. V. Vartanian, et al., *TSV reveal height and dimension metrology by the TSOM method*, in *Metrology, Inspection, and Process Control for Microlithography XXVII*, 8681, p. 86812F. (2013). <https://doi.org/10.1117/12.2012609>

KEYWORDS

Semiconductor metrology, gate all around. 3D VLSI, nanometrology