**Turnstile Operation Using a Silicon Dual-Gate Single-Electron Transistor**

Yukinori Ono*, Neil M. Zimmerman1, Kenji Yamazaki and Yasuo Takahashi

NTT Basic Research Laboratories, NTT Corporation, 3-1 Morinosato Wakamiya, Atsugi, Kanagawa 243-0198, Japan

1National Institute of Standards and Technology, Gaithersburg, Maryland 20899, U.S.A.

(Rceived June 3, 2003; accepted August 9, 2003; published September 25, 2003)

A single-electron turnstile has been demonstrated using a silicon-based dual-gate single-electron transistor (SET). Each gate independently controls the closing and opening of the channel acting as the SET lead, which enables single-electron transfer synchronized with ac gate biases. By applying ac biases to the dual gates with a frequency of ~1 MHz and a phase shift of π, current staircases quantized in units of e2/h are observed in drain current vs drain voltage characteristics at 25 K.

[DOI: 10.1143/JJAP.42.L1109]

KEYWORDS: single-electron turnstile, single-electron transistor, silicon-on-insulator, nanotechnology, current standard

---

The manipulation of elementary charge has been of great interest from the viewpoint of application to future integrated circuits and metrological standards. Methods enabling single-charge transfer in a time-correlated manner have been discussed since the very early stages of the single-electron device research, and several devices are now available for this purpose. They are called single-charge transfer devices. One of them, and is based on the Coulomb blockade and the single-electron tunneling. When we aim at its practical use, making it using silicon is quite preferable. This is because silicon-based single-electron-tunneling devices can operate at high temperatures and have high offset-charge immunity and high controllability of gate capacitance and threshold voltage. Here, we report the first demonstration of a single-electron turnstile based on silicon.

The present turnstile relies not on multiple islands but on a single island with multiple gates. Figure 1 shows a scanning-electron-microscope (SEM) image and a schematic view of the device. The device is in effect a single-electron transistor (SET) with dual gates positioned over the island. The dual gates have equal capacitive coupling to the island. Each gate independently controls the closing and opening of the channel acting as the SET lead, which enables single-electron transfer synchronized with ac gate biases. By applying ac biases to the dual gates with a frequency of ~1 MHz and a phase shift of π, current staircases quantized in units of e/2 are observed in drain current vs drain voltage characteristics at 25 K.

---

The detailed procedure for single-electron transfer is schematically illustrated in Fig. 2(b). We also show in Fig. 2(a) the potential diagram in an ordinary SET mode for comparison. In the turnstile mode, with a nonzero drain voltage \( V_D = (e_S - e_D)/e \), where \( e_S \) and \( e_D \) are the chemical potentials at the source and the drain respectively, we first close channel-2 (See schematic view of Fig. 1.) so that an electron enters only from channel-1 [Figs. 2(b)-(I)]. We next close both channels (II), and then open channel-2 so that an electron emits there (III). Finally, we again close both channels (IV), and open channel-1 (I). This procedure can be accomplished by applying an ac bias to each gate with the phase shift of π. Noteworthy is that, in this turnstile procedure, at least one of the channels is always closed, which was not the case in our previous pump operation.

---

*E-mail address: ono@nttbrl.jp

---

Fig. 1. SEM image and schematic view of the device. Gate-1 and -2 constitute the dual gates for turnstile operations. Gate-3 was not used in this study and its voltage was kept at −1 V throughout the measurements.

Fig. 2. Potential-profile diagrams for single-electron transfer. In each diagram, \( e_S \), \( e_D \), and the horizontal solid lines beneath them indicate the chemical potentials at the source and drain far from the gates, respectively. (a) Single-electron tunneling of the SET with a nonzero drain voltage, \( V_D = (e_S - e_D)/e \). Both channels are open, i.e., the conduction-band edge in both channels are below the chemical potential. (b) Sequence for the single-electron turnstile. In each step [I]−[IV], at least one of the channel is closed, i.e., the conduction-band edge in the channel(s) is above the chemical potential (schematically shown by the dotted lines).
This is advantageous because high resistance effectively prevents cotunneling, one of the major error sources for electron transfer.

The device was fabricated on a silicon-on-insulator (SOI) substrate. For the fabrication, we used a method we call vertical pattern-dependent oxidation. This method applies thermal oxidation to a vertically-modulated SOI wire and makes an island automatically in a controlled way. After the island formation, we defined the dual gates, which are made of phosphorus-doped poly-Si (Fig. 1). Next, we again deposited phosphorus-doped poly-Si and defined a broad gate, which covers the entire pattern shown in Fig. 1. That broad gate, called the top gate, is used to generate electron channels outside the dual-gate SET. For the present study, we used the same device that we used in the previous pump study.

The measurements were carried out at 25 K. We first characterized the device by dc measurements. Figure 3 shows the gray-scale image of the drain current for the drain voltage of 4 mV in the two gate-voltage ($V_{G1}$, $V_{G2}$) plane. The brightest and darkest regions correspond to the current densities of $1 \times 10^{-10}$ and $1 \times 10^{-15}$ A, respectively. $V_{G1}$ and $V_{G2}$ indicate dc voltages applied to gate-1 and -2, respectively. The top gate voltage was kept at 4 V. Black-and-white stripes correspond to the Coulomb blockade oscillation. One can see that the white regions, which indicate the nonvanishing conductance regions, are terminated at both sides. This is because of the closure of the channels. The threshold voltages, $V_{th1}$ and $V_{th2}$, of the channels are around $-0.4$ V and 0.2 V, respectively, and they are slightly dependent on the voltage of their twin gate because of crosstalk. Notice that the closure of the channel(s) resulted in a very high ($10^{13}$ Ω or larger) resistance, which is sufficiently high to prevent cotunneling from flowing during the turnstile operations. The total capacitance ($C_L$) and the charging energy ($e^2/2C_L$) of the island were estimated to be 5.4 aF and 15 meV, respectively.

For the turnstile operation, an ac bias was output from a pulse generator, and the amplitude and phase of the transmitted voltage were monitored using an oscilloscope. The measurement setup and the transmitted voltages are shown in Fig. 4. The ac voltages have a phase shift of $\pi$, and thus their trajectory in the gate-voltage plane becomes a straight line. The actual trajectory is indicated by the bold white line in Fig. 3. This trajectory follows the electron transfer sequence shown in Fig. 2(b), i.e., it is in the voltage area where at least one of the channels is always closed. We should mention that, although no current flows around the voltage trajectory shown in Fig. 3, there indeed exists around it electronic states necessary for electron transfer. These states cannot be observed in the dc measurements simply because of the closure of the channel(s) attached to the island. The existence of these states can be confirmed by changing the top gate voltage, which was always fixed at 4 V during ac measurements for turnstile operations. Capacitive coupling of the top gate to the channels and to the island is different, and thus change in the top-gate voltage results in change in the relative position of the threshold lines ($V_{th1}$ and $V_{th2}$) to the Coulomb-blockade oscillation peaks. In fact, by decreasing the top-gate voltage from 4 to 3 V, two current peaks emerged (because the coupling to the island is larger than that to the channels) and further decrease resulted in the emergence of no additional peaks. The present turnstile operation was performed in the dual-gate voltage range near the first one of the two (hidden) peaks.

Figure 5 shows the drain-current versus drain-voltage curves in the aforementioned turnstile mode at frequencies $f$ of 0.001, 0.5 and 1.0 MHz. Staircases quantized in units of $e^2$ are observed for both positive and negative drain voltages. This is clear evidence of single-electron transfer per gate-voltage cycle. The levels of the current plateaus for the positive drain voltages are exactly equal to $e^2$ within the accuracy of the present measurement system ($\sim 10^{-2}$). In more detail, for the positive drain voltages, the width of the plateaus is $20-30$ mV, which is consistent with the charging energy (15 meV) estimated from the dc measurements; over that width, the plateaus are flat within the uncertainty of the present measurement system ($\sim 10^{-2}$). However, for the negative drain voltages, the levels are slightly larger than $|e^2|$. This deviation is due to the unwanted opening of the channels.
channels as a result of the large negative drain voltage reducing the effective gate voltage. This leakage current is added to the turnstile current.

The present operational temperature (25 K) is much higher (\( \sim 10^2 \)) than those in the previous turnstiles using the Al/Al\(_2\)O\(_3\)/GaAs and AlGaAs/GaAs structures. The high-temperature operation relies on the small (5.4 aF) total capacitance of the island, which suggests that we can use the turnstile without needing the elaborate cryogenic equipment required by the previous turnstiles.

We thank Dr. Mark W. Keller of NIST, and Dr. Hiroshi Inokawa, Dr. Akira Fujiwara, and Dr. Katsuhiko Nishiguchi of NTT for their helpful discussions. We also thank Dr. Masao Nagase, Yoshio Watanabe, Junzo Hayashi, Toru Yamaguchi, and Kazuhiro Inokuma of NTT for their collaboration in device fabrication.