1 V and 10 V SNS Programmable Voltage Standards for 70 GHz

F. Mueller, R. Behr, T. Weimann, L. Palafox, Senior Member, IEEE, D. Olaya, P. D. Dresselhaus, and S. P. Benz, Senior Member, IEEE

Abstract—Programmable Josephson voltage standards (PJVSs) in combination with fast switchable DC current sources have opened up new applications in the field of low-frequency AC metrology. The increasing interest in output voltages of up to ±10 V initiated efforts by several National Metrological Institutes to realize 10 V PJVSs. Presently, only 10 V PJVSs from PTB based on SINIS junctions have been successfully incorporated into existing setups for AC metrology. However, the fabrication of 10 V SINIS arrays that are driven at 70 GHz suffers from very low yield. The recent technological progress made at NIST enabled the drop-in replacement of the low-yield SINIS arrays by more robust SNS arrays. The N-material is an amorphous Nb$_3$Si$_{1-x}$ alloy near the metal-insulator transition and is deposited by cosputtering. For the first time, fully operational 1 V and 10 V PJVSs with SNS junctions that are suitable for a 70 GHz drive have been fabricated and tested. This work was done in close cooperation between NIST and PTB.

Index Terms—AC Josephson voltage standard, Josephson arrays, programmable Josephson voltage standard, SINIS junction, SNS junction.

I. INTRODUCTION

The state of the art in AC voltage metrology is based on two fundamental achievements of recent Josephson technology: the Programmable Josephson Voltage Standard (PJVS) [1] operated by sinusoidal microwaves and the Josephson Arbitrary Waveform Synthesizer (JAWS) [2], which is driven by ultra-short current pulses. According to the fundamental equation for Josephson voltage metrology,

$$U(t) = nM(t)f/K_{J_{\text{bar}}},$$

the PJVS systems exploit this equation by rapidly programming the voltage $U(t)$ by changing the junction number $M$ by biasing different sub-arrays with different numbers of junctions. $K_{J_{\text{bar}}}$ is the Josephson constant ($K_{J_{\text{bar}}} = 483.597.9$ GHz/V$^2$), $n$ denotes the order of Shapiro steps (typically using the three voltage states $n = 0$, and $\pm 1$) and $f$ the microwave frequency. Despite the use of fast switchable DC bias sources, the unavoidable transients during the change of voltage states restrict the possible applications of the PJVS to DC and low frequencies, less than 1 kHz. However, in contrast to pulse-driven arrays (JAWS), which allow synthesis of fundamentally accurate AC voltages, only the PJVS can be operated at higher voltages of up to 10 V with an acceptable technological effort. Such 10 V PJVS systems enable new applications in the field of low-frequency AC metrology, especially when the time-varying Josephson voltage is used as a reference to measure a waveform differentially [3]. In this paper, we focus on the use of a junction-barrier material near the metal-insulator transition that could help to overcome fabrication yield limitations for PJVS circuits fabricated by the SINIS junction technology at PTB (S = superconductor, I = insulator, N = normal metal). We describe how two National Metrology Institutes, NIST in the U.S.A. and PTB in Germany, cooperate to realize the first 1 V and 10 V PJVS with a Nb$_3$Si$_{1-x}$ barrier that can be driven at 70 GHz.

II. REQUIREMENTS ON JOSEPHSON JUNCTIONS SUITABLE FOR PJVS ARRAYS

In order to generate stable and rapidly programmable DC voltages, Hamilton et al. proposed and developed the first PJVS [1]: an array subdivided into smaller array segments following a binary (or later ternary) sequence for the number of junctions. This array sequence allows, in combination with individual and fast switchable DC bias sources, the rapid generation of quantized voltages. The combined total step number $nM$ for the whole array can thus be set to any integer value between $-M$ and $+M$. Fast changes in the output voltage are possible only if there are single-valued Shapiro steps in the current-voltage characteristic (IVC) under microwave irradiation. This condition requires the use of overdamped Josephson junctions that display an IVC with negligible hysteresis.

For their first approach, Hamilton and co-workers used externally shunted SIS junctions based on the reliable Nb-Al technology at NIST. However, due to the external shunt resistance and its large parasitic inductance (which creates microwave-design problems and additional fabrication difficulties), the implementation of SIS junctions in a PJVS was abandoned shortly afterwards. Some years later, Seppä et al. from VTT, Finland, took up the original idea and developed a 1 V PJVS with externally shunted SJS junctions driven with microwaves at around 75 GHz [4]. The small current margins obtained ($\approx 150$ $\mu$A) made AC applications difficult. All of these disadvantages can be avoided by the use of internally shunted Josephson junctions such as SINIS or SNS.

When NIST first implemented SNS junctions [5], the low resistance of the junction barrier required a “low” frequency drive
around 15 GHz. At that time, the commonly used and technologically available barrier materials for SNS junctions such as AuPd, TiHf or later on TiN\textsubscript{x} resulted in \(I_\text{c}R_\text{th}\) products (\(I_\text{c}\): critical current, \(R_\text{th}\): normal resistance) of typically 10 \(\mu\text{V}\) to 40 \(\mu\text{V}\) when deposited to reasonable thicknesses to make micrometer-sized junctions with practical current densities. NIST and AIST succeeded in the fabrication of such programmable circuits \([6],[7]\), but the large number of junctions operating at 16 GHz required to reach 10 V remains a challenge for this junction technology. In spite of all the technological problems, the junction uniformity demonstrated by the planar SNS fabrication process was the motivation to start the present collaboration on SNS junctions and circuits designed to operate at 70 GHz that would require considerably fewer junctions.

PTB followed an alternative route and explored SINIS junctions for PJVSs \([8]\). These junctions use the same 70 GHz microwave drive that is the typical bias frequency for conventional SIS Josephson voltage standards (JVSs), which are commonly used by the voltage-metrology community. This is possible because the \(I_\text{c}R_\text{th}\) product of this junction type with double insulating barriers can easily be tuned over a large frequency range. Therefore the necessary number of junctions is 4 to 5 times fewer than in a PJVS driven at 15 GHz, and the entire microwave distribution network can be fabricated on-chip. Moreover, except for some minor modifications, the array fabrication is based on the reliable Nb-Al standard technology for conventional JVSs \([9]\).

Today, SINIS 1 V PJVSs displaying current margins larger than 1 mA, a value that provides enough noise immunity for AC applications, are fabricated routinely at PTB with an acceptable yield of about 30\%. Programmable 10 V SINIS junction arrays with 69 632 Josephson junctions divided into 22 segments (16 bits) and current margins larger than 600 \(\mu\text{A}\) have also been produced in small numbers \([10]\) and their suitability for numerous metrological AC applications has been proven \([11]–[13]\). Unfortunately, the fabrication yield of these 10 V PJVSs is quite low (about 5\%). However, the demand for such systems is continuously increasing. For that reason, PTB is seeking new materials and evaluating their suitability for a programmable SNS version that would enable higher fabrication yield and that can be used as a drop-in replacement for existing 70 GHz SIS or SINIS systems.

III. COMPARISON OF SINIS AND SNS ARRAYS AND THEIR IMPACT ON TECHNOLOGY AND DESIGN

A. Fundamental Junction Properties

Both SNS and SINIS Josephson junctions belong to a class of weak links that are dominated by the proximity effect \([14]\). The main difference is that SINIS junctions have well-defined (engineered) interfaces between the superconducting electrodes and the sandwiched normal metal N. These well-defined interfaces are extremely thin (1 nm to 2 nm thick) \(\text{AlO}_x\) barriers. Fortunately, the necessary increase of the transparency of these barriers, up to a level dominated by pinholes, does not lead to a large spread of electrical parameters due to the averaging of the pinhole contributions from the two interfaces \([14]\). Nevertheless, achieving practical run-to-run reproducibility is a challenging task because the required oxygen exposure, product of pressure and oxidation time, is extremely low (less than 25 Pa \(\cdot\) s). The main problem in the fabrication of SINIS arrays at PTB seems to be plasma-induced damage during wafer processing. We believe that locally enhanced voltages during the plasma processes create large pinholes (larger than the coherence length!) that result in additional current contributions. Similar effects have also been found for SIS junctions with high current densities \([15]\). This kind of damage is visible by singular increased critical currents, observed for about 0.01\% of the junctions in an array. Depending on their exact \(I_\text{c}\), the affected junctions remain either superconducting; i.e., they provide no contribution to the step voltage (“missing junctions”) or they contribute in a way that the step is no longer usable (too small or sloped). Among all possible failure sources in the very complex SINIS fabrication process, the excessive critical currents are the main reason for the low yield of 10 V PJVSs.

The technology for classical SNS junctions is much simpler and more robust, because only the thickness of a given N-layer determines both \(I_\text{c}R_\text{th}\) and the current density \(J_\text{c}\) under the condition of clean interfaces and negligible interdiffusion. Until recently, most applications had to take into consideration a low \(I_\text{c}R_\text{th}\) (10 \(\mu\text{V}\) to 40 \(\mu\text{V}\)) and at the same time a large \(J_\text{c}\) (80 \(\text{kA/cm}^2\) to 200 \(\text{kA/cm}^2\)) \([5],[6]\). Recent progress made in junction technology based on N-materials near the metal-insulator (M-I) transition paved the way to “high”-frequency applications above 70 GHz \([16],[17]\). Today, NIST is able to fabricate Nb junctions with amorphous \(\text{Nb}_x\text{Si}_1-x\)-barriers that can be tuned by changing the Nb content of the barrier from nearly SIS (small x) to SNS behavior (x > 0.12) \([18]\). For the first time, programmable voltage standards able to operate either at “low” or “high” frequencies and fabricated by practically the same technology but with differently tuned barriers are a realistic goal.

B. Junction and Circuit Design for 70 GHz

Our first approach assumes nearly identical microwave designs for SNS and SINIS circuits, except for the junction area (\(I \cdot w\)) and the stripline impedance \(Z_0\). Details have been described elsewhere and are summarized in Table I \([10]\). Similarly, the design of a single SNS junction (\(N = \text{Nb}_x\text{Si}_1-x\)) embedded in a stripline follows the principles valid for SINIS junctions. That means, in terms of the RSI model, according to Kautz \([19]\):

- Negligible hysteresis, i.e., \(\beta_\text{c} = I_\text{c}/I_\text{R} \approx 1\) (McCumber parameter, \(I_\text{R} = \text{switching \text{I}_c\text{current of the IVC}\)}
- A normalized frequency \(\Omega = f/J_\text{c} \approx 1\), with \(J_\text{c} = h/(2\pi I_\text{c} R_\text{th})\), delivering an optimum \(I_\text{c}R_\text{th} = 145 \mu\text{V}\).
- A critical current \(I_\text{c} \leq 3\text{ mA}\) to limit the RF power per stripline: \(P_\text{RF} = Z_0 R_\text{th} I_\text{c}^2/2\), to \(\approx 0.3\text{ mW}\) (\(I_\text{th} \approx 2 I_\text{c}\): RF current amplitude and \(Z_0 = 16\Omega\)). Under similar conditions, both 1 V (64 parallel microwave stripline branches) and 10 V (128 branches) SINIS circuits (\(Z_0 = 12\Omega\)) can be driven by Gunn diodes with a maximum output power of 100 mW.
- Preliminary investigations at NIST on junctions with high-resistivity \(\text{Nb}_x\text{Si}_1-x\)-barriers delivered a current density of \(J_\text{c} \approx 2000 \text{ A/cm}^2\) for the targeted \(I_\text{c}R_\text{th} = 150 \mu\text{V}\). With this value, the dimensions of a single junctions were fixed to \(l = 6 \mu\text{m}\) (length) and \(w = 20 \mu\text{m}\) (width). Both are less
than 4 times the Josephson penetration depth $\lambda_J = 8.2 \mu m$, so that we can assume a nearly homogeneous current distribution, i.e., $I_c = j_d w$ [20].

The maximum number of SNS junctions (Table I) that can be embedded into one of the parallel-driven striplines, in order to maintain an approximately constant microwave current, is one of the most important design parameters for the microwave circuit. This number is determined by the microwave attenuation of the stripline and is due mainly to losses from the embedded junctions. The damping per junction $\alpha_1$ can be estimated for a passive stripline ($I_{dc} = 0$), according to Kautz [21], as

$$\alpha_1 = 10 \log_{10} \left[ 1 - 3/(4\pi^2 \beta_C^2 R_0 Z_0 C^2) \right]. \tag{2}$$

With the above design parameters and an effective junction capacitance $C = 47$ pF deduced from $\beta_C = 1$, this formula delivers $\alpha_1 = 0.04$ dB per junction. This value is comparable to the measured microwave damping of SINIS arrays and would never allow the integration of a large number of junctions in a single stripline [22]. However, from our earlier investigations with SINIS arrays, it is known that in active striplines ($I_{dc} > I_c$) self-oscillation coupling effects between the junctions partly compensate the increased attenuation [22]. This effect is well described by a virtual model for our SINIS circuits by Kim et al. [23].

Nevertheless, for our PJVS designs, we had to take into consideration that all unbiased array segments can present a non-negligible microwave attenuation. For that reason, the first stripline (on one side of the circuit) has all the smallest number of junctions between 544 and 582. All striplines are extended beyond the array length with superconducting wires in order to reach the microwave termination and to match all the lengths.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Circuit</th>
<th>SINIS</th>
<th>SNS (N=NB$<em>x$Si$</em>{1-x}$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of junctions</td>
<td>1 V</td>
<td>192</td>
<td>192</td>
</tr>
<tr>
<td></td>
<td>10 V</td>
<td>69362</td>
<td>69362</td>
</tr>
<tr>
<td>Striplines connected in</td>
<td>1 V</td>
<td>64</td>
<td>64</td>
</tr>
<tr>
<td>parallel</td>
<td>10 V</td>
<td>128</td>
<td>128</td>
</tr>
<tr>
<td>Number of junctions</td>
<td>1 V</td>
<td>128</td>
<td>128</td>
</tr>
<tr>
<td>per stripline</td>
<td>10 V</td>
<td>136–562</td>
<td>136–582*</td>
</tr>
<tr>
<td>Stripline impedance [(\Omega)]</td>
<td>12</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>Junction length [(\mu m)]</td>
<td>12</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>Junction width [(\mu m)]</td>
<td>30</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>Current density [A/cm$^2$]</td>
<td>750</td>
<td>2500</td>
<td></td>
</tr>
<tr>
<td>Critical current [mA]</td>
<td>3.5</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>Normal resistance [m$\Omega$]</td>
<td>41</td>
<td>48</td>
<td></td>
</tr>
</tbody>
</table>

*In contrast to SINIS, the number of junctions in some striplines is slightly different.

IV. FABRICATION PROCESS

A. Trilayer Deposition at NIST

Trilayer films are grown on SEMI standard 76.2 mm Si wafers with 150 nm of dry thermal oxide to passivate the bare wafer. The wafer is loaded into a load-locked vacuum chamber where an initial rf plasma is used to clean the surface of contamination. An initial layer of 245 nm of Nb is grown as a base electrode, followed by an additional rf plasma to enhance the planarity of the base electrode. After waiting 3 min for the wafer and guns to reach thermal equilibrium, the Nb-Si is co-sputtered from the Nb sputter gun (under the same conditions as the electrode Nb) and a p-doped Si sputter target. Finally, the Nb top-electrode of 200 nm thickness is deposited.

Because the exact Nb content in a film is not measured, the best characterization of the Nb content is the power from the Nb sputter gun, assuming a fixed power on the Si sputter gun. For the trilayers in this study, a power of 17 W was used on the Nb gun and 200 W on the Si gun giving a Nb content of $\approx 8\%$. As the sputter targets age, this composition slightly changes. The same process may be used to fabricate stacks of junctions by inserting a middle Nb electrode and additional Nb$_x$Si$_{1-x}$ layer before the top-electrode growth.

B. Trilayer Patterning at PTB

In contrast to SINIS arrays [9], SNS circuits were fabricated with a conventional self-aligning process that is very similar to the fundamental SNEP process first developed by Gurvich et al. [24]. The main difference is the amorphous Nb$_x$Si$_{1-x}$ barrier instead of AlO$_x$. With the exception of the groundplane and the load resistor, all metallic and insulating layers were patterned using e-beam lithography.

The trilayer patterning starts with the junction definition (Fig. 1). This is done by ICP (Inductive Coupled Plasma) etching of the Nb top electrode (200 nm thick) and the NbSi barrier (10 nm) with a mixture of SF$_6$ and C$_4$F$_8$. As there is no natural etch-stop, a laser endpoint-detection system indicates
when the interfaces between the NbSi-barrier and the Nb of the top and bottom electrode are successively cleared. In a second fabrication step, the base electrodes (∼ bottom Nb, 245 nm thick) are reactively ion-etched (RIE-parallel plate reactor) with CF₄ and O₂. To insulate the base electrodes from the wiring, SiO₂ is deposited to a thickness of 350 nm using a PECVD (Plasma Enhanced Chemical Vapor Deposition) system with an ICP-source. Rectangular shaped vias (3 μm by 17 μm) to the top electrodes are etched through the oxide by ICP-etching with CHF₃ and O₂. Prior to the deposition of the 500 nm thick Nb wiring, an in-situ cleaning process by rf etching enables superconducting contact (Iₑmax > 70 mA) between the top electrode and the wiring. The patterning process of the wiring level by RIE etching in CF₄ + O₂ completes the DC circuit. Fig. 1 shows a cross-sectional view of all layers in the DC circuit. The microwave circuit is completed with a 1.5 μm thick PECVD SiO₂ insulating layer, a superconducting ground-plane (250 nm Nb) and a load-resistance built by a normal metal plane from AuPd (200 nm thick). The microwave layers on top of the DC circuit are patterned by optical-contact lithography. In the final fabrication step, the thick SiO₂ covering the DC pads, is removed by wet etching.

V. EXPERIMENTAL RESULTS AND DISCUSSION

During a first stage of the PTB—NIST collaboration, the focus was on the development of a reliable fabrication process and on relevant electrical properties, such as the parameter-spread of the SNS junction arrays with NbSi-barriers tuned for 70 GHz. In the initial search for the right deposition recipe, 5 trilayer wafers with slightly varied barriers were deposited as described above and patterned into 1 V circuits. Only one of these (trilayer #1 in Table II) was close to the targeted electrical parameters. The other processed wafers had values for Iₑ and IₑRₘ that were too large and showed various chaotic behaviors under microwave irradiation. Most of the 21 circuits were evaluated from the wafer with trilayer #1. From these measurements we could deduce a spread for Iₑ and IₑRₘ across the wafer of ±25% and ±12%, respectively. The evaluation of the other wafers has not been completed.

Fig. 2 presents a typical IVC of a 1 V circuit from trilayer #1 without (a) and with (b) microwave bias. The first Shapiro step extends, as demonstrated by the inset picture, over a current range of approximately 1.4 mA, and the hysteresis does not influence the low-current edge of the step. It seems that the IₑRₘ product of 160 μV, measured at 2Iₑ of the bending IVC, presents approximately a limit for non-hysteretic higher-order steps. Measurements on circuits from the same wafer demonstrated that a further increase of IₑRₘ beyond this limit renders the constant-voltage steps increasingly hysteretic. The undesirable hysteretic parts at one or both ends of a step can be removed by applying a sufficiently large microwave power. However, in such cases the optimum operating condition for PJVSSs of “equal step widths” [19] for the steps n = 0 and n = ±1 is no longer fulfilled. In order to demonstrate that the 1 V PJVS is fully operational, the IVCs under microwave irradiation of all array segments have been recorded. Fig. 3 shows that all current margins are approximately 1.4 mA. This value gives sufficient noise immunity for most AC applications. The equal step-width condition serves as a figure of merit for the microwave design and the junction uniformity. For the fabricated 1 V PJVSSs with SNS junctions, we have measured a value of approximately 0.6 Iₑ. Equally good results have been obtained with SINIS circuits [10].

Encouraged by the good performance of the 1 V PJVSSs, five more trilayers were grown and patterned into 10 V circuits using the design described previously. Due to a necessary optimization of some critical fabrication steps, including e-beam lithography, only the trilayers #2, #3 and #4 delivered 10 V circuits that could be evaluated. Despite the parameter spread evaluated previously for trilayer #1, and considering the “large” area covered by the junctions in the 10 V design (7.5 mm by 9

![Image](image-url)
mm), the measurements on 10 V arrays delivered surprisingly good results. In particular, the circuits patterned from trilayer #3, with values for $I_c$ and $I_c R_n$ nearly equal to the design values, demonstrated excellent performance. The IVC with microwaves (shown in Fig. 4(b)) demonstrates current margins for the 10 V step of approximately 1.2 mA. Steps as large as 1.4 mA were obtained by optimizing the microwave signal. These current margins are nearly two times larger than those obtained for 10 V PJVSs with SINIS junctions. Moreover, a precision measurement of the step voltage (see inset of Fig. 4) reveals that all of the 69 632 junctions are phase-locked to the external microwave at 71.28 GHz. All 10 V SINIS arrays fabricated to date have had at least one “missing junction”.

One of the fabricated 10 V SNS arrays (from trilayer #2) was used to perform a comparison with the 10 V SIS JVS of the PTB. This comparison showed good agreement at the 10 V level with a difference of $\Delta U_{SIS-SNS} = 0.04 \text{ nV} \pm 0.41 \text{ nV}$ (type A uncertainty).

Other remarkable features of the IVC are the nonhysteretic IVC without microwaves (Fig. 4(a)) and the smooth (smoother) transition at the ends of the microwave-induced $n = 0$ step. The reason for the latter phenomenon is visible in Fig. 5, which shows the IVCs of the whole 10 V PJVS and of nearly all array segments of the 10 V PJVS under microwave irradiation. Clearly, the first 17 junctions, which are the sum of the smallest bits ($3 \times \text{bit } 0 + \text{bit } 1 + \text{bit } 2 + \text{bit } 3$), display a step width for $n = 0$ of only 500 $\mu$A, whereas the “large” bits are close to the target-value of “equal step widths”. We believe that the reason for this behavior, which was not observed on any SINIS circuits, is the special design situation of the outer stripline of the 10 V array with many narrowly spaced DC connections to the first array segments. These connections (without filters) can act as antennae for parasitic microwaves, so that the first junctions are overdriven and, due to the special Bessel-function behavior of the Shapiro steps [16], [17], rapidly reduces the step width for $n = 0$. Nevertheless, the obtained step width of at least 0.4 $I_c$ for the first Shapiro step in all segments is an excellent figure of merit for our 10 V design.

VI. CONCLUSION

The fabricated arrays with co-sputtered Ni$_2$Si$_1$-x barriers can be used as drop-in replacements for SINIS arrays in existing 1 V and 10 V PJVS systems operated at 70 GHz. 10 V SNS arrays show an improved performance as compared to 10 V SINIS arrays, having better yield and larger current widths of the steps. The SNS junction technology has better yield, most likely because plasma process-induced damage of the barrier is eliminated. Further improvements of the 10 V design should focus on the first stripline with the smallest bits in order to achieve nearly equal step widths for all array segments.

ACKNOWLEDGMENT

The authors thank R. Wendisch, B. Egeling, R. Harke, and P. Hinze for technical support, I. Krasnopolin and J. Lee for their
assistance with some of the measurements, and O. Kieler and J. Kohlmann for helpful discussions.

REFERENCES


