Abstract—Clock synchronization is becoming an increasingly important characteristic of modern wide area monitoring and control systems such as the power grid. It provides an opportunity to coordinate control actions and measurement instants across hundreds of miles and numerous network topologies. Devices and networks have advanced to a point where synchronization across a wide area can be achieved within 1µs of UTC (Coordinated Universal Time). Along with these advances in clock synchronization must come a shift in the way analysis is performed. Modeling techniques must incorporate the effects of a clock synchronized device, and control techniques can leverage the knowledge of "time" to achieve unique results. This paper discusses various ways in which clock synchronization affects analysis and performance of the power grid, and presents a few projects related to the technology. Preliminary work has demonstrated the ability of various commercially available devices to provide reliable 1 µs synchronization of clocks, and large variation across devices in terms of clock performance under transient events.

Keywords: time synchronization, networked control, model order deduction, data quality, PTP, NTP, GPS, Smart Grid

I. INTRODUCTION

The Northeastern blackout of 2003 brought to the attention of the power distribution industry the need for a comprehensive look at requirements for synchronized distributed measurements to preempt cascading failures in the grid. The event also heightened the need for more accurate data recorders on the electrical grid to aid in rapid fault diagnosis. Inaccurate time-stamps caused significant delays in diagnosing the cause of the blackout. Realizing the importance of time synchronization, the power distribution industry adopted several standards dictating minimum synchronization requirements for time synchronization and time-stamping accuracy. To ensure that the upcoming industry requirements are feasible and sufficient, National Institute of Standards and Technology and University of Michigan are jointly developing a grid control and data simulation testbed with the objective to develop metrics, measurement methods, and recommended practices based on practical industry scenarios for meeting distributed time synchronization requirements, distributed control specifications and a sandbox environment for next generation software and data acquisition devices in power distribution applications. The testbed enables the characterization of the factors impacting synchronization precision and the determination of how the synchronization precision in turn affects the reliability and integrity of power distribution monitoring and control. This paper will discuss the multiple aspects of this testbed and the early results from several focus areas within it.

J. Amelot and Y. Li–Baboud are with the Software and Systems Division, National Institute of Standards and Technology, Gaithersburg, MD 20899-8120, USA. email: {Ya-Shian.Li-Baboud, Julien.Amelot}@nist.gov

J. G. Fletcher, M. Chaluvadi, D. M. Anand, and J. Moyne are with the Engineering Research Center at the University of Michigan, Ann Arbor, MI 48109 USA. e-mail: {jgfletch, maruthiv, danand, moyne}@umich.edu

II. DEVICE CLOCKS

As processing power advances and computer components reduce in size, it becomes possible to include more functionality within a device. As a result devices are often called upon to do more than just collect measurements. This is especially true of the power grid, where it is critical that a device be aware of the global time at which an operation is performed or measurement taken so that, for example, it may be able to coordinate its operation with other components to collectively deliver uninterrupted power. The device’s clock may need to be synchronized to a global time source with an accuracy within 1µs in order to perform these tasks. Time stamps based upon this synchronized time are applied to measurements and provide a reference to the time at which the measurement occurred. The measurements can then be ordered by any user based upon time stamps to provide a time-line of events or a snapshot at a particular instant of time. The authors in [1] present a solid overview of the importance of clock synchronization for power grid devices. The next few paragraphs will discuss some critical uses of clock synchronization.

A device which is playing an increasingly important role in grid health monitoring is the PMU (phasor measurement unit). PMUs are used in wide area monitoring and protection schemes to compare voltage and current measurements collected throughout the grid at specific times. The PMUs collect this information and transmit it with an associated timestamp to a PDC (phasor data concentrator), where data from multiple PMUs collected at the same point in time are combined to essentially provide a snapshot of the grid condition. A device which is playing an increasingly important role in grid health monitoring is the PMU (phasor measurement unit). PMUs are used in wide area monitoring and protection schemes to compare voltage and current measurements collected throughout the grid at specific times. The PMUs collect this information and transmit it with an associated timestamp to a PDC (phasor data concentrator), where data from multiple PMUs collected at the same point in time are combined to essentially provide a snapshot of the grid condition.

The accuracy of the data packets, also known as synchronphasors, is determined by the TVE (total vector error), which is required to be less than 1 percent [2]. The error arises from inaccuracies in the initial measurement, internal processing time, and errors with the timestamp. To illustrate the importance of clock synchronization on PMU performance, a timestamp error of 26µs will lead to a 1 percent TVE on its own. In order to maintain an acceptable TVE in the presence of the other errors mentioned above, PMU clocks should be synchronized to within 1µs of UTC. More information about this can be found in [3] and [2]. The following list is a brief
overview of PMU specifications:

- The PMU is a high fidelity sensor capable of sampling voltage and current waveforms at rates up to 10,000 Hz.
- The synchrophasor is a vector measurement which is reported at a rate of up to 60 Hz.
- These compiled reports are time-stamped, accurate to within 1 µs of coordinated universal time (UTC).
- Synchrophasors from multiple PMUs are combined based upon corresponding time stamps to provide a snapshot of grid conditions.
- Inaccurate time stamps create noise in the form of phase error of the vector measurement [4]. More accurate time stamps means lower phase errors.

An important and often overlooked factor of device performance is the local oscillator within devices. These oscillators are responsible for providing the basic unit of time for the device, as well as the basis for the local approximation of global time. While oscillators have varying accuracies depending on the material and housing, each individual oscillator will display unique drift and offsets. If devices are to be used in coordination with one another effectively, this variation in oscillator offset and drifts must be minimized. Clock synchronization techniques address this issue by periodically correcting the local estimated time to reflect the accepted global time. Current technology can synchronize local clocks to within 100 ns of the global reference [1]. Various methods will be discussed further in Section IV.

With this accurate knowledge of global time, devices can be coordinated to perform actions or take measurements at a specific instant in time. However, the accuracy of this performance is bounded by the accuracy of the device’s local time estimation. For example, if a device were to apply a 1 µs accurate timestamp as a measurement is taken, the measurement could have occurred at any point within the 1 µs window. Therefore, increasing the performance of device clock synchronization can only improve measurement capabilities.

III. IMPACT OF CLOCK INACCURACIES ON MODELS

As more devices incorporate clock synchronization into basic performance, it becomes imperative to reflect this in the model. Devices which synchronize clocks to a global reference will show delay and jitter patterns unique to each device. Additionally, time stamps have a base time granularity which limits time accuracy, and consequently place an additional bound on measurement accuracy. Both of these factors mean that actual device performance will vary between devices. If models are not designed to reflect these variations, the model will not be able to accurately reflect the device’s physical performance.

Addressing modeling techniques is important because modeling, combined with high performance sensors and networks, is a critical component of improved monitoring and control of the wide area networks found in the power grid. In large networks with numerous nodes and large communication delays, it is often infeasible to simply place a sensor at every node. Instead, models are used to estimate nodes between locations where measurements are taken, or to smooth reported data.

In this situation, virtual sensors must interact with physical sensors to create as accurate a representation of the grid as possible. Additional examples of modeling applications can be found in [5] and [6].

Especially in the case of node estimation, the model must be able to reproduce the characteristics of the device, including time synchronization. This is illustrated in Figure 1, which shows an example of interaction between the mathematical model and the physical system. Ideally, the model in this figure will represent as many characteristics of the physical system as possible, which includes clock synchronization.

The authors in [7] present an argument for including time synchronization in model syndication. They show that as model complexity increases, the model becomes more sensitive to the limits placed on devices by clock synchronization. It follows that at some point, the model complexity will have increased enough so that the modeled device, unburdened by the bounds of clock synchronization, essentially outperforms the physical clock-synchronized device. From then on, increasing model complexity will lead to increased deviation between the model’s and physical device’s performance. Therefore, including clock synchronization as a model design parameter will increase model accuracy and help limit unnecessary complexity in the model.

IV. NETWORKS AND CLOCK SYNCHRONIZATION

As we have shown in the previous sections, the infusion of clock synchronization into power grid technology has opened the door for advanced measurement and simulation techniques. However, device performance and network modeling techniques reflect the capabilities of the network used. As a result, network theory must continue to advance in order to take advantage of the gains made possible through improved clock synchronization. Advanced network protocols such as the IEEE 1588 Precision Time Protocol (PTP) provide clock synchronization within 1 µs across an Ethernet network [8]. Additional communication mediums such as fiber-optics may provide a platform to further increase synchronization. Model fidelity can also be improved as more accurate clock synchronization will lead to lower noise introduced by clock variations. The remainder of the section will detail the types of networks and synchronization commonly found throughout the modern power grid.
PMUs and many other IEDs are currently synchronized to UTC (coordinated universal time) via GPS. This system is capable of providing clock synchronization within 100 ns of UTC depending on the wiring of the antenna and the availability of the GPS signal [1]. GPS synchronization is ideal for wide area networks since no wiring is needed between locations, but does not provide economical synchronization within a local network. As the number of devices on a network requiring synchronization increases, additional antennas must be installed and the cost of the network quickly escalates. IRIG-B and PPS are often used to extend GPS synchronization to devices [1].

A promising solution is the introduction of PTP into the synchronization path. PTP is an Ethernet specific clock synchronization protocol which is capable of providing synchronization of all clocks on a local network to within 1 µs. This level of synchronization can be used to extend the time accuracy of a GPS clock received through one antenna to all devices on the same Ethernet network. The following table compares important characteristics of the current use of various synchronization protocols. Additional information on PTP can be found in [8] and [9].

<table>
<thead>
<tr>
<th>communication medium</th>
<th>time accuracy</th>
<th>network type</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPS</td>
<td>satellite</td>
<td>&lt; 100 ns</td>
</tr>
<tr>
<td>PTP</td>
<td>dedicated</td>
<td>&lt; 1 µs</td>
</tr>
<tr>
<td>NTP</td>
<td>Ethernet</td>
<td>1 ms</td>
</tr>
</tbody>
</table>

V. TIME AWARE CONTROL

Time stamping of measurements is useful for data acquisition especially when the data is aggregated from distributed sources. Nodes can reorder data received out of order based upon the time stamp, as long as the time stamp accuracy is greater than the frequency of packet creation. In addition, data recorded at one point on the network are valid globally as PTP synchronizes all clocks on the network to Coordinated Universal Time (UTC). Controllers can receive data packets and determine the absolute time at which the data originated, instead of estimating this time based upon the packets arrival time. The effect of network jitter is thereby limited, and real-time estimation or control algorithms can be implemented in a cluttered network.

Control using PTP has been implemented on a much smaller scale. One example is the motion control system developed by SERCOS [10] which uses PTP to send and receive data at precise time schedules. The specific application of accurate networked clocks to a control algorithm vary with each particular case, but there are some general improvements that are applicable to several control strategies. We picked two major directions to study that apply to a general class of closed loop control with networked resources, and are especially relevant to very large, spatially distributed network architecture similar to those found in the power grid. They are broadly classified under improved state estimation and improved trajectory or command scheduling. The illustrative example we use is a testbed consisting of two identical DC motors with coded rotors spinning at 60Hz (chosen to emulate a generator producing a voltage waveform at 60Hz), the rotors are instrumented with an optical encoder and a photo interrupter which generates one pulse per revolution. The control infrastructure is tasked with synchronizing both rotors in frequency and removing the phase error between the two rotors. Additionally both rotors have to track a remote frequency reference.

A. State Estimation

An integral part of designing a controller is the assumption that the controller has a clear picture of the current state of the plant as well as other controllers in the network neighborhood that share resources or dependencies. The local assumption of the environment the controller is operating in is called the state estimate. Consider the system presented in Figure 2, which is an illustrative block diagram of a hierarchical system where local nodes Φ and Ψ are tasked with synchronously following a remote reference signal. The challenge in doing this is that the three terminal locations in the diagram are located far apart such that signals between them are transmitted over a non-deterministic network and experience random delays $d_Φ$, $d_Ψ$, and $d_Ω$.

In order to achieve the desired closed loop performance each node has to implement control based on an estimate of each of the collaborating nodes since waiting for an update from each node is not possible. As a specific case consider that system Ψ needs to build an estimate of system Φ. It can be shown that standard estimation algorithms fail when used in the presence of network jitter in the scale of 5ms [11]. We therefore adopt a two step process to introduce synchronous estimates for Ψ into Φ. At the first step we generate a time stamped vector table of input and output values from Φ, \([r(k - nk)...r(k)]\) and \([y_Φ(k - nk)...y_Φ(k)]\) where $y_Φ(k)$ is the current output measurement and $y_Φ(k - nk)$ is an output measurement from $n$ samples ago. As this vector table is transmitted to the Estimation and Propagation module (which is physically colocated with the slave system), it incurs a delay $d_Ω$. We use this time stamped vector table for parametric system identification with an assumed linear 2nd order structure. An Auto-Regressive Moving Average (ARMA) model [12] is used to identify the system parameters and generate an identified model \((A_Φ + B_Φ K_Φ), B_Φ\). Once the identification model is updated, we have a local model of Φ at Ψ validated against...
a measured dataset up to $\tilde{y}_\Phi(k - d_\Omega)$. We use this estimation model $(A_\Phi + B_\Phi K_\Phi)$ to propagate $y_\Phi$ forward to $\tilde{y}_\Phi(k)$. This process is schematically presented in Figure 3.

**B. Reference forecasting**

For the communication to the higher level controller which sends out the reference trajectory, we employ a strategy we call reference forecasting. This strategy addresses the problem of random delays in the reference signal by using an input buffer on the individual control modules and aggregated data transmissions to systems $\Phi$ and $\Psi$ of the form $[r(k)...r(k + d_\Phi)]$ and $[r(k)...r(k + d_\Psi)]$ with corresponding time-stamp vectors $[t_k...t_{k+n}]$. While this is a conceptually simple solution, it is difficult to implement physically due to the unavailability of estimates for $d_\Phi$ and $d_\Psi$. With the PTP implementation we are able to draw estimates of the network delay between any two network components by comparing the delay value computed by the PTP algorithm. The PTP algorithm uses advanced network modeling techniques to establish a network delay when computing offset estimates, and we use the same data to estimate reference delays. To accommodate differences in state since the last PTP update cycle we use additional points in the reference table to get $[r(k)...r(k + d + nTs)]$, where $Ts$ is the sampling time. The input buffer module records these vector tables and presents a valid $r(k)$ on being polled by the control recursion. Figure 3 shows the input buffer component.

The testbed and the control design are discussed in more detail in [11] and [13]. Comparative results are also presented in [11] showing an order of magnitude improvement in the mean squared error between $\Phi$ and $\Psi$.

**VI. FUTURE WORK AND CONCLUSION**

**A. PMU Clock Synchronization**

PMU devices are currently synchronized by some combination of GPS and IRIG-B signals. This setup can provide sub 1 $\mu$s synchronization to a few PMUs in a local area via a splitter. PMU technology is beginning to be incorporated into other devices which can benefit from, or provide, synchrophasor measurements. As more devices require GPS synchronization, more antennas must be installed in the same local area to provide the needed GPS clock synchronization. This can quickly lead to an increasing network cost which may become unreasonable.

An alternative is to use PTP within the clock synchronization loop. Since PTP can be implemented through Ethernet networks, it presents a cost effective solution to the problem of synchronizing many devices in the same location, and still meets the 1 $\mu$s requirement for PMU operation.

In coordination with NIST, we plan to examine the feasibility of including PTP in the PMU synchronization loop. A PTP slave node will be synchronized to a Grandmaster via an Ethernet network. The PTP slave will provide an IRIG-B signal based on its internal PTP synchronized clock to a PMU. The entire synchronization path should be able to maintain the required sub 1 $\mu$s synchronization required to maintain an acceptable TVE. We will compare the synchrophasor output to the synchrophasor output from the same PMU synchronized without PTP in order to determine any differences.

**B. Testbed**

A NIST IEEE-1588 testbed [14] is being developed in collaboration with the University of Michigan to evaluate the latest IEEE 1588 solutions for Power Systems Application. The objectives of the testbed are to establish methods for measuring and testing the accuracy and reliability of PTP, as well as to characterize factors impacting PTP performance using commercially available products. We conducted tests on hardware and software developed by commercial vendors. Grand Masters, Boundary/Transparent Clocks and Ordinary Clocks are being tested to ensure that at any time, the 1 $\mu$s end to end synchronization offset constraint required for PMU TVE (see Section IV) is met. Other aspects of the products are studied as well, like the interoperability between manufacturers, and compliance to the 1588-2008 standard. Steady state performance is studied over extended durations (typically days), as well as performance during specific event-related scenarios. These include Grandmaster (GM) loss or switching, topology change, different network load, and traffic patterns, all of which aim to closely replicate the environment of an electric substation. The test scenarios also cover a variety of experiments aiming to test the PTP parameters (such as different sync rates), or the type of topology used (star, ring, high availability seamless ring). The resulting conclusions are based on a set of established metrics including the sync offset, its distribution, the convergence rate and convergence patterns of the slaves, the Maximum Time Interval Error, the statistical error rate, and the mean path delay. The monitoring of the devices can measure the synchronization offsets with an 8 ns accuracy, and has been designed to be scalable. It is under constant improvement and is currently expanding (Please contact JA for hardware donation in exchange for our feedback).

The Initial results, based on a network consisting of 7 hops, conducted over 48-hour periods (without traffic injection for the first phase) showed that the commercially available products which have been tested are able to provide a reliable 1 $\mu$s time synchronization. That is true even when the BMCA...
This paper discusses the important role which clock synchronization plays in the present and future of the power grid. Devices increasingly incorporate clock synchronization in some form in order to perform coordinated actions in spatially distributed networks. In turn, the presence of clock

interface with the testbed in order to act as a background extension to the physical devices found in the testbed. Metrics that have been developed from experiments on the testbed will be tested in large scale networks within the simulation, and new devices can be included in order to determine their performance when interacting with other devices.

Simulation of the base network using OPNET can be done by logically relating the network functionality of the individual devices to the extensive library available with the software. To start with, a PMU’s network functionality is to generate packet data as per the C37.118-2005 standard [2] and send it across to the PDC. The PDC stacks the received packets based on the timestamp, and forwards them to the control application, which can then develop the snapshot of the grid and take further action if required. In the simulation, this functionality can be achieved by modifying OPNET Ethernet modules available in the library to generate the required packets at a realistic rate [16]. Further, additional modifications must be made in order to include PTP in the simulation through the addition of a local oscillator to the modules, along with PTP specific functionality.

Background traffic can be customized to match a myriad of patterns. This is important as testing PTP performance in an unloaded Ethernet network does not provide any useful information. The most important information comes from situations where network loads are changing or pushing the bounds of the network’s capacity. In these conditions, PTP must be able to maintain the required clock synchronization levels or device performance will suffer. Testing PTP performance in a simulation permits easy customization of traffic patterns and evaluation of key network components ability to maintain their PTP functionality.

D. Future Controls

Our current work in the area of control design is focused on improving the robustness of the system. Control delegation is a challenge when local nodes do not guarantee participation. In the power grid, local consumers or distributed generators may not comply immediately or dependably to commands sent out by a higher level controller. In order to meet this challenge we are currently studying the necessary conditions to assure that a given control action will be executed in a ‘safe’ manner with favorable stochastic properties. In an effort to do this we are also working with NIST to develop a standardized rule exchange format. Looking forward we would like to use the state of the art in path planning and optimization techniques to produce intelligent trajectory maps for the higher level controller; the idea being that we can express the uncertainty about local nodes and control authority as constraints to a non-linear, stochastic planner.

E. Conclusion

This paper discusses the important role which clock synchronization plays in the present and future of the power grid. Devices increasingly incorporate clock synchronization in some form in order to perform coordinated actions in spatially distributed networks. In turn, the presence of clock
synchronization affects the way models are created. Past work has demonstrated that by including the inherent bounds placed on device performance by synchronization early in model synthesis, more accurate and less computationally intense models can be developed than otherwise. These models and the devices are limited by network performance. As new communication mediums and clock synchronization protocols are developed, the devices are able to truly take advantage of synchronization. As a result, new control algorithms can be developed which leverage both the changes in device performance and the newly available information of time. The result of the work is four projects centered around developing performance characteristics of clock synchronized networks, and useful control applications.

VII. ACKNOWLEDGMENTS

We would like to thank the entire team at the Engineering Research Center for Reconfigurable Manufacturing Systems (ERC-RMS) at the University of Michigan. We would also like to acknowledge the support we received from experts at the National Institute of Standards and Technology. In particular, those who have contributed to the research presented in this paper.

REFERENCES


