Fabrication and characterization of nanostructured III-V thermoelectric materials
Clint Novotny*,b, Fred Sharifi

*aCenter for Nanoscale Science and Technology, National Institute of Standards and Technology, Gaithersburg, MD 20899; bMaryland Nanocenter, University of Maryland, College Park, MD 20742;

ABSTRACT

Approximately two thirds of all fossil fuel used is lost as heat. Thermoelectric materials, which convert heat into electrical energy, may provide a solution to partially recover some of this lost energy. To date, most commercial thermoelectric materials are too inefficient to be a viable option for most waste heat applications. This research proposes to investigate the fabrication and characterization of nanostructured III-V semiconductor thermoelectric materials with the goal of increasing the performance of existing technology.

In order to improve thermoelectric material efficiency, either the lattice thermal conductivity must be lowered or the thermoelectric power factor must be increased. This research will focus on the latter by modifying the density of states of the semiconductor material and studying the effect of quantum confinement on the material’s thermoelectric properties. Using focused ion beam milling, nanostructured cantilevers are fabricated from single crystal wafers. An all-around gate dielectric and electrode are deposited to create a depletion region along the outer core of the cantilever, thus creating an inner conductive core. The Seebeck coefficient can then be measured as a function of confinement by varying the gate voltage. This technique can be applied to various material systems to investigate the effects of confinement on their thermoelectric properties.

Keywords: Thermoelectrics, nanofabrication, focused ion beam, nanostructures, semiconductor

1. INTRODUCTION

The average global efficiency of all fossil-fueled power generation for the past few decades has increased modestly and is now roughly 40 percent.1 Thus, about two-thirds of all fuel used is lost as heat. Thermoelectric materials, which convert heat into electrical energy, provide an alternative energy solution to recover some of this lost energy and reduce our dependence on fossil fuels as well as reduce greenhouse gas emissions. Thermoelectric applications range from waste heat recovery in automobiles and factories to space applications such as satellites and space probes.

To date, most commercial thermoelectric materials are too inefficient to be a viable option for most waste heat recovery applications. The potential for these applications is determined partly by the material’s figure of merit, $ZT$:

$$ZT = \frac{S^2 \sigma T}{\kappa}$$

where $S$ is the Seebeck coefficient (or thermoelectric power), $\sigma$ is the electrical conductivity, and $\kappa$ is the total thermal conductivity ($\kappa = \kappa_e + \kappa_L$, the electrical and lattice contributions, respectively). The Seebeck coefficient is defined as the ratio of the change in induced thermoelectric voltage to the temperature difference across the material: $S = - (\Delta V/\Delta T)$. The total efficiency, $\eta$, of a thermoelectric material is a function of both $ZT$ and the Carnot efficiency (thermodynamic maximum efficiency):

$$\eta = \eta_c \frac{\sqrt{1+ZT} - 1}{\sqrt{1+ZT} + T_c/T_H}$$

*clint.novotny@nist.gov; www.nist.gov/cnst/
where the Carnot efficiency is \( \eta_c = (T_H - T_C) / T_H \), dependent upon the cold and hot side temperatures, \( T_C \) and \( T_H \), respectively. It can be seen that in order to achieve a high Carnot efficiency, a large temperature difference across the thermoelectric material is needed. However, most thermoelectric materials only have a small temperature range in which their \( ZT \) is also large. Possible solutions include segmented or graded material compositions in order to efficiently cover the large temperature range required to obtain a high Carnot efficiency. For decades, most thermoelectric material systems displayed a \( ZT \) value of 1 or less. At a minimum \( ZT \approx 2 \) to 3, the conversion efficiency at the materials level approaches 15% for waste heat recovery applications, a level at which the technology may be economically viable. Recently, advances in nanomaterials have led to \( ZT \) values around 1.5, with an experimentally achieved \( ZT \) of 2.2 by taking a panooscopic approach to the scattering of heat carrying phonons across integrated length scales.\(^2\)

2. METHODOLOGY

2.1 Theory

There are two pathways to increase the figure of merit, \( ZT \): (1) decrease the thermal conductivity by reducing the lattice contribution, or (2) increase the power factor, \( S^2 \sigma \). The lattice thermal conductivity is given by:

\[
\kappa_L \approx \frac{1}{3} \left( v_s C L_{ph} \right)
\]

where \( v_s \) is the velocity of sound in the material, \( C \) is the heat capacity, and \( L_{ph} \) is the phonon mean free path. For high temperatures \(( T > \sim 300 \text{ K})\), the heat capacity and sound velocity are basically temperature independent. Thus, there is a minimum thermal conductivity that is set by the mean free phonon path. Typical thermal conductivity values for good thermoelectric materials are less than 2 W/(m·K), with the best materials less than 1 W/(m·K). Analysis shows the minimum achievable thermal conductivity is about 0.25-0.5 W/(m·K).\(^3,4\) Due to the electronic contribution to thermal conductivity, it is likely that reductions in lattice thermal conductivity alone will yield only modest improvement in \( ZT \).

This research proposes to investigate power factor enhancement of thermoelectric materials by modifying the density of states of the semiconductor material and studying the effect of quantum confinement on the material’s thermoelectric properties. The goal is to not only address existing unknowns in thermoelectric research, but also to develop materials suitable for practical applications that could result in significant fuel savings and a reduction in carbon emissions.

Theoretical studies by Dresselhaus and co-workers predicted that confined structures, such as quantum wells and nanowires, would lead to enhanced thermoelectric properties due to changes in the electronic band structure.\(^5,6\) For example, Dresselhaus predicted that a Bi\(_2\)Te\(_3\) nanowire of square cross section and width 0.5 nm could reach a maximum \( ZT \) of 14 compared to its bulk value of \( ZT \leq 1 \). Initial experimental studies have also shown that nanowires have an enhanced Seebeck coefficient,\(^7,8\) yet none show the predicted large improvement in \( ZT \).\(^9,10\)\n
The Seebeck coefficient is given by the Mott relation for systems with density of states (DOS), \( g(E) \):

\[
S = \frac{\pi^2}{3} \frac{k_B}{q} T \left[ \frac{1}{n} \frac{d}{dE} \ln \sigma(E) \right]_{E=E_F}
\]

\[
S = \frac{\pi^2}{3} \frac{k_B}{q} T \left[ \frac{1}{n} \frac{dn(E)}{dE} + \frac{1}{\mu} \frac{d\mu(E)}{dE} \right]_{E=E_F}
\]

where the energy-dependent conductivity \( \sigma(E) = n(E)q\mu(E) \) is taken at the Fermi energy, \( E_F \), with mobility, \( \mu \), and carrier density \( n(E) = g(E)f(E) \), where \( f(E) \) is the Fermi function. As the quantum confinement increases from bulk to 1D, sharp increases of the DOS occur due to electronic confinement. Therefore, by creating a localized increase of the DOS near the Fermi level, the Seebeck coefficient can be increased.
2.2 Proposed Research

One of the key questions this research sets out to answer is what type of \( ZT \) and Seebeck coefficient enhancement, if any, can be observed experimentally for nanowires of various confinement conditions. This research will follow a top down approach to create test structures for this experiment that will provide clear, definitive results. Precise experimental techniques such as focused ion beam (FIB) milling and atomic layer deposition (ALD) will be utilized to fabricate these unique test structures.

Table 1. Material properties of III-V semiconductors.\(^{11}\)

<table>
<thead>
<tr>
<th></th>
<th>InSb</th>
<th>InAs</th>
<th>InP</th>
<th>GaAs</th>
<th>GaP</th>
</tr>
</thead>
<tbody>
<tr>
<td>( E_g ) (eV)</td>
<td>0.17</td>
<td>0.35</td>
<td>1.34</td>
<td>1.42</td>
<td>2.26</td>
</tr>
<tr>
<td>( T_{\text{melt}} ) (°C)</td>
<td>527</td>
<td>942</td>
<td>1060</td>
<td>1240</td>
<td>1457</td>
</tr>
<tr>
<td>( \mu_e ) (cm(^2)/Vs)</td>
<td>≤77,000</td>
<td>≤40,000</td>
<td>≤5,400</td>
<td>≤8,500</td>
<td>≤250</td>
</tr>
<tr>
<td>( \mu_h ) (cm(^2)/Vs)</td>
<td>≤850</td>
<td>≤500</td>
<td>≤200</td>
<td>≤400</td>
<td>≤150</td>
</tr>
<tr>
<td>( \varepsilon )</td>
<td>16.8</td>
<td>15.2</td>
<td>12.5</td>
<td>12.9</td>
<td>11.1</td>
</tr>
<tr>
<td>( m_e^* ) (( m_0 ))</td>
<td>0.014</td>
<td>0.023</td>
<td>0.089</td>
<td>0.063</td>
<td>0.82</td>
</tr>
<tr>
<td>( m_h^* ) (( m_0 ))</td>
<td>0.43</td>
<td>0.41</td>
<td>0.60</td>
<td>0.51</td>
<td>0.60</td>
</tr>
</tbody>
</table>

The proposed experiment will focus initially on III-V semiconductors, though the fabrication process is not limited to this specific material set. Some of their material properties are given in Table 1. The basis of the experiment is to mill a 1D cantilever (CL) nanostructure from a III-V wafer, coat the nanostructure with a dielectric and then a gate electrode that completely surrounds the nanostructure, and finally observe the induced voltage between the two ends of the nanostructure as a constant temperature gradient is applied across the material. As the gate voltage increases, the nanostructure becomes more and more depleted and the carriers become more confined to the central core. Thus, the thermoelectric properties of the material can be observed as a function of quantum confinement via the depletion of the nanostructure by the gate voltage. Previous experimental studies\(^{12}\) were unable to decouple surface effects and carrier concentration from their results when attempting to observe this field-effect modulation of the Seebeck coefficient. While theoretical studies of a radial electric field effect on thermoelectric transport properties of nanowires have been conducted,\(^{13}\) experimental measurements of a completely radial gate electrode have not been performed to date. Using the proposed fabrication process, nanostructures of various materials, doping levels, and crystal orientations can be studied and the effect of quantum confinement on their thermoelectric properties can be clearly deduced. The results will provide insight into how quantum confinement affects thermoelectric material performance, which is extremely useful for the nanoengineering of materials for waste heat recovery applications.

Another question this research raises is how the transition from bulk material to 1D material affects the depletion region that is created by the gate electrode. Quantum confinement causes a change in the material’s band structure, which in turn affects the density of states, \( g(E) \), and thus the effective density of states of the conduction and valence band, \( N_c \) and \( N_v \), respectively, of the semiconductor:

\[
\begin{align*}
g_{\text{1D}}(E) &= \frac{1}{2\pi^2} \left( \frac{2m^*}{\hbar} \right)^{\frac{3}{2}} \sqrt{E - E_C} \\
N_{c,\text{1D}} &= 2 \left( \frac{2\pi m^* kT}{\hbar^2} \right)^{\frac{3}{2}} \\
g_{\text{1D}}(E) &= \left( \frac{m^*}{\pi \hbar^2} \right)^{\frac{1}{2}} \sqrt{\frac{m^*}{2(E - E_C)}} \\
N_{c,\text{1D}} &= \frac{2\pi m^* kT}{\hbar^2}
\end{align*}
\]  

\((5)\)
When a voltage, $V_G$, is applied to a metal-oxide-semiconductor structure (for example, a p-type semiconductor), a depletion region of width, $X_d(V_G)$, of charges is created near the surface:

$$X_d(V_G) = t_{ox} \sqrt{\frac{E_i}{E_{ox}} \left[ \frac{2}{q} \left( \frac{E_i}{t_{ox}} \right)^2 \left( V_G - V_{FB} \right) \right] - 1}$$

$$V_{FB} = -kT \ln \left( \frac{N_A}{n_i} \right) \quad n_i = \sqrt{N_c N_f} e^{E_g/2kT}$$

Thus the depletion region width is dependent upon the dielectric oxide thickness and dielectric, $t_{ox}$ and $E_{ox}$ respectively, the gate voltage $V_G$, the substrate doping $N_A$, the bandgap $E_g$, the semiconductor dielectric constant $\varepsilon_s$, and the effective density of states of the valence and conduction band that change with increase confinement. Assuming a 50 nm Al$_2$O$_3$ oxide layer, the values for the maximum depletion width for a 1D and 3D system are calculated and shown in Table 2. In this table, values listed for $E_g$ are from literature,$^{11}$ values for $N_A$, $N_f$, and $n_i$ are calculated from the values from Table 1, and values for $N_d$ are based on the doping concentrations of purchased wafers. Thus, the nanostructures will be fabricated such that the cross section is no more than twice the maximum 3D depletion width, so that the entire structure can be depleted if desired without creating an inversion layer at the surface. This research will thus look to answer the question of how the transition from a 3D system to a 1D system occurs and its effect on the depletion region.

<table>
<thead>
<tr>
<th>3D</th>
<th>InSb</th>
<th>InP</th>
<th>GaAs</th>
<th>GaP</th>
<th>1D</th>
<th>InSb</th>
<th>InP</th>
<th>GaAs</th>
<th>GaP</th>
</tr>
</thead>
<tbody>
<tr>
<td>$E_g$ (eV)</td>
<td>0.17</td>
<td>0.17</td>
<td>1.34</td>
<td>1.42</td>
<td>2.62</td>
<td>0.17</td>
<td>0.17</td>
<td>1.34</td>
<td>1.42</td>
</tr>
<tr>
<td>$N_A$ (cm$^{-3}$)</td>
<td>4.16E+16</td>
<td>5.41E+15</td>
<td>8.76E+16</td>
<td>6.8E+17</td>
<td>3.97E+17</td>
<td>1.86E+19</td>
<td>2.75E+01</td>
<td>1.39E+01</td>
<td>5.68E+17</td>
</tr>
<tr>
<td>$N_f$ (cm$^{-3}$)</td>
<td>7.12E+18</td>
<td>9.26E+17</td>
<td>6.70E+18</td>
<td>1.23E+19</td>
<td>9.37E+18</td>
<td>1.17E+19</td>
<td>1.53E+02</td>
<td>7.74E+01</td>
<td>1.50E+02</td>
</tr>
<tr>
<td>$n_i$ (cm$^{-3}$)</td>
<td>2.03E+16</td>
<td>1.93E+11</td>
<td>7.25E+14</td>
<td>1.47E+07</td>
<td>2.15E+06</td>
<td>1.53E+00</td>
<td>2.42E+00</td>
<td>8.97E-05</td>
<td>6.87E-02</td>
</tr>
<tr>
<td>$T_{experiment}$ (K)</td>
<td>300</td>
<td>77</td>
<td>300</td>
<td>300</td>
<td>300</td>
<td>300</td>
<td>300</td>
<td>300</td>
<td>300</td>
</tr>
<tr>
<td>$X_{d,max}$ (nm)</td>
<td>-</td>
<td>925</td>
<td>108</td>
<td>562</td>
<td>179</td>
<td>220</td>
<td>3922</td>
<td>2282</td>
<td>360</td>
</tr>
</tbody>
</table>

### 3. EXPERIMENTAL RESEARCH

#### 3.1 Nanostructure Fabrication

The top down fabrication approach for these CLs is accomplished using a dual beam (field emission scanning electron microscope column and focused ion beam column) system. For the first structures, an undoped InP wafer with carrier concentration $4.4 \times 10^{15}$ cm$^{-3}$ and etch pit density <5000/cm$^2$ was used. The process detailed here can, however, be transferred to other wafers. The InP wafer was diced into samples of approximate size 1 cm x 1 cm.

The nanostructure fabrication process can be broken down into five steps. First, the length of the CL is defined by the initial cuts into the top of the wafer using the FIB, with the sample tilted to 52° such that the sample is perpendicular to the ion beam. The first samples for testing have a length between 100 and 150 µm, however CLs of lengths up to 500 µm have been fabricated using the same process. Figure 1 is an example of a 150 µm CL cut. Four CLs are fabricated on each sample, and are numbered as CL01-CL04 and delineated by box cuts near the CL, as seen in Figure 1.

The next step is to begin the liftout process by performing undercuts. These are done at a 0° tilt so that the FIB is at an angle to the sample. Once the undercuts are complete, the sides of the CL are trimmed down to define the width of the final CL. The fourth step is to liftout the CL from the substrate. This is accomplished by attaching a nanomanipulator to...
the CL, cutting the CL away from the substrate, and then lifting out the CL. Figure 2 shows the moment the CL is being lifted out of the substrate using the nanomanipulator. Once removed, the CL is then attached to the edge of the substrate for further processing, as seen in Figure 3.

Figure 1. CL length cut of 150 µm. Here CL03 is shown.

Figure 2. Liftout of CL from the InP substrate using the nanomanipulator.
The final FIB fabrication process involves the trimming of the CL to finalize the cross section. Here the goal is to achieve a CL cross section less than 1 µm x 1 µm. As seen in Figure 4, the ends of the structure are not trimmed to allow for a nanomanipulator landing site. Here, approximately 130 µm of the structure is trimmed down to give the resultant CL.

Once the CL is fabricated, the gate dielectric and electrode are deposited onto the CL. The substrate is placed into an ALD system to be coated with a dielectric (in this case, 50 nm of Al₂O₃). Because ALD deposition occurs in a sequential, self-limiting fashion, the conformal thin films can be deposited very accurately and reproducibly so that the gate oxide thickness can be a known and controlled variable. Next, the structure is then placed back into the FIB for gate electrode deposition. It is important to have a metal coating around the entire structure so that confinement can occur in all directions. This is accomplished by depositing Pt in the FIB onto the desired locations. The FIB allows for complete rotation of the CL to ensure a full wrap around gate electrode.
3.2 Measurement Structure Fabrication

In order to carry out measurements on these fabricated nanostructures, a measurement chip had to be designed and fabricated. The goal was to create a measurement substrate that could perform both four point probe measurements as well as Seebeck coefficient measurements. The final design is shown in Figure 5. The ends of the CL have two connections each, allowing for a four point probe measurement. Here, the gate dielectric is removed via FIB milling such that the Pt connections are directly deposited to the underlying InP nanostructure. The center connections in Figure 5 are deposited onto the gate electrode to allow for field modulation experiments. The “S-structure” at the top of Figure 5 is a nickel heater to allow for heating of the CL during Seebeck coefficient measurements. Two sets of experiments are currently being conducted on these structures: (1) resistivity modulation via field effect (four point probe measurement with various applied gate voltages); (2) Seebeck coefficient modulation via field effect (end point voltage measurements as a function of applied temperature and gate voltage).

![Image of CL attached to measurement substrate.](image)

4. CONCLUSIONS

Theoretically, there are no limits to the possible value of the thermoelectric figure of merit, $ZT$. The research proposed here looks to investigate how nanomaterials and quantum confinement can lead to improved values of $ZT$ compared to present day thermoelectric materials. With the increasing demand for more efficient energy use, alternative energy research such as novel thermoelectric material development will be a necessary solution to meet this demand.

5. ACKNOWLEDGEMENTS

The authors would like to acknowledge the support under the Cooperative Research Agreement between the University of Maryland and the National Institute of Standards and Technology Center for Nanoscale Science and Technology, Award 70NANB10H193, through the University of Maryland.
REFERENCES


